HomeSort by: relevance | last modified time | path
    Searched refs:pcieDpmLevel (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
smu71_discrete.h 56 uint8_t pcieDpmLevel;
smu72_discrete.h 54 uint8_t pcieDpmLevel;
smu73_discrete.h 53 uint8_t pcieDpmLevel;
smu74_discrete.h 87 uint8_t pcieDpmLevel;
smu75_discrete.h 86 uint8_t pcieDpmLevel;
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_fiji_smumgr.c 1059 levels[i].pcieDpmLevel =
1082 /* set pcieDpmLevel to hightest_pcie_level_enabled */
1084 levels[i].pcieDpmLevel = hightest_pcie_level_enabled;
1086 /* set pcieDpmLevel to lowest_pcie_level_enabled */
1087 levels[0].pcieDpmLevel = lowest_pcie_level_enabled;
1089 /* set pcieDpmLevel to mid_pcie_level_enabled */
1090 levels[1].pcieDpmLevel = mid_pcie_level_enabled;
amdgpu_vegam_smumgr.c 925 levels[i].pcieDpmLevel =
948 /* set pcieDpmLevel to hightest_pcie_level_enabled */
950 levels[i].pcieDpmLevel = hightest_pcie_level_enabled;
952 /* set pcieDpmLevel to lowest_pcie_level_enabled */
953 levels[0].pcieDpmLevel = lowest_pcie_level_enabled;
955 /* set pcieDpmLevel to mid_pcie_level_enabled */
956 levels[1].pcieDpmLevel = mid_pcie_level_enabled;
amdgpu_iceland_smumgr.c 1030 /* set pcieDpmLevel to highest_pcie_level_enabled*/
1032 smu_data->smc_state_table.GraphicsLevel[i].pcieDpmLevel = highest_pcie_level_enabled;
1035 /* set pcieDpmLevel to lowest_pcie_level_enabled*/
1036 smu_data->smc_state_table.GraphicsLevel[0].pcieDpmLevel = lowest_pcie_level_enabled;
1038 /* set pcieDpmLevel to mid_pcie_level_enabled*/
1039 smu_data->smc_state_table.GraphicsLevel[1].pcieDpmLevel = mid_pcie_level_enabled;
amdgpu_polaris10_smumgr.c 1035 levels[i].pcieDpmLevel =
1058 /* set pcieDpmLevel to hightest_pcie_level_enabled */
1060 levels[i].pcieDpmLevel = hightest_pcie_level_enabled;
1062 /* set pcieDpmLevel to lowest_pcie_level_enabled */
1063 levels[0].pcieDpmLevel = lowest_pcie_level_enabled;
1065 /* set pcieDpmLevel to mid_pcie_level_enabled */
1066 levels[1].pcieDpmLevel = mid_pcie_level_enabled;
amdgpu_tonga_smumgr.c 746 smu_data->smc_state_table.GraphicsLevel[i].pcieDpmLevel =
774 /* set pcieDpmLevel to highest_pcie_level_enabled*/
776 smu_data->smc_state_table.GraphicsLevel[i].pcieDpmLevel = highest_pcie_level_enabled;
778 /* set pcieDpmLevel to lowest_pcie_level_enabled*/
779 smu_data->smc_state_table.GraphicsLevel[0].pcieDpmLevel = lowest_pcie_level_enabled;
781 /* set pcieDpmLevel to mid_pcie_level_enabled*/
782 smu_data->smc_state_table.GraphicsLevel[1].pcieDpmLevel = mid_pcie_level_enabled;

Completed in 27 milliseconds