| /src/tests/lib/libcurses/tests/ |
| std_defines | 56 assign KEY_IL 0x149
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| ppsmc.h | 115 #define PPSMC_MSG_EnableACDCGPIOInterrupt ((uint16_t) 0x149)
|
| amdgpu_si_dpm.c | 213 { 0x149, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND }, 214 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 546 { 0x149, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND }, 547 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
|
| /src/lib/libcurses/ |
| keyname.c | 155 if (key == 0x149) {
|
| curses.h | 114 #define KEY_IL 0x149 /* Insert Line*/
|
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/ |
| fiji_ppsmc.h | 251 #define PPSMC_MSG_EnableACDCGPIOInterrupt ((uint16_t) 0x149)
|
| smu7_ppsmc.h | 248 #define PPSMC_MSG_EnableACDCGPIOInterrupt ((uint16_t) 0x149)
|
| tonga_ppsmc.h | 275 #define PPSMC_MSG_EnableACDCGPIOInterrupt ((uint16_t) 0x149)
|
| /src/sys/external/gpl2/dts/dist/include/dt-bindings/input/ |
| linux-event-codes.h | 413 #define BTN_STYLUS3 0x149
|
| /src/external/bsd/openldap/dist/libraries/libldap/ |
| t61.c | 108 0x141, 0x0d8, 0x152, 0x0ba, 0x0de, 0x166, 0x14a, 0x149,
|
| /src/sys/dev/ic/ |
| rt2860reg.h | 1038 #define RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5GHZ 0x149
|
| /src/external/gpl3/gdb.old/dist/gdb/testsuite/gdb.dwarf2/ |
| pieces.S | 1464 .long 0x149 # DW_AT_sibling 1466 .long 0x149 # DW_AT_type 1469 .uleb128 0xc # (DIE (0x149) DW_TAG_base_type)
|
| /src/external/gpl3/gdb/dist/gdb/testsuite/gdb.dwarf2/ |
| pieces.S | 1464 .long 0x149 # DW_AT_sibling 1466 .long 0x149 # DW_AT_type 1469 .uleb128 0xc # (DIE (0x149) DW_TAG_base_type)
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/ |
| gmc_7_1_d.h | 1230 #define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0 0x149
|
| gmc_8_1_d.h | 1334 #define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0 0x149
|
| /src/external/gpl3/binutils/dist/opcodes/ |
| sparc-opc.c | 2217 { "xmontmul", F3F(2, 0x36, 0x149)|RD(1), F3F(~2, ~0x36, ~0x149)|RD(~1), "X", F_FLOAT, 0, HWCAP2_XMONT, v9m }, 2218 { "montmul", F3F(2, 0x36, 0x149), F3F(~2, ~0x36, ~0x149), "X", F_FLOAT, HWCAP_MONT, 0, v9e },
|
| i386-mnem.h | 57 #define MN_ud2 0x149
|
| /src/external/gpl3/binutils.old/dist/opcodes/ |
| sparc-opc.c | 2217 { "xmontmul", F3F(2, 0x36, 0x149)|RD(1), F3F(~2, ~0x36, ~0x149)|RD(~1), "X", F_FLOAT, 0, HWCAP2_XMONT, v9m }, 2218 { "montmul", F3F(2, 0x36, 0x149), F3F(~2, ~0x36, ~0x149), "X", F_FLOAT, HWCAP_MONT, 0, v9e },
|
| i386-mnem.h | 57 #define MN_ud2 0x149
|
| /src/external/gpl3/gdb.old/dist/opcodes/ |
| sparc-opc.c | 2217 { "xmontmul", F3F(2, 0x36, 0x149)|RD(1), F3F(~2, ~0x36, ~0x149)|RD(~1), "X", F_FLOAT, 0, HWCAP2_XMONT, v9m }, 2218 { "montmul", F3F(2, 0x36, 0x149), F3F(~2, ~0x36, ~0x149), "X", F_FLOAT, HWCAP_MONT, 0, v9e },
|
| /src/external/gpl3/gdb/dist/opcodes/ |
| sparc-opc.c | 2217 { "xmontmul", F3F(2, 0x36, 0x149)|RD(1), F3F(~2, ~0x36, ~0x149)|RD(~1), "X", F_FLOAT, 0, HWCAP2_XMONT, v9m }, 2218 { "montmul", F3F(2, 0x36, 0x149), F3F(~2, ~0x36, ~0x149), "X", F_FLOAT, HWCAP_MONT, 0, v9e },
|
| i386-mnem.h | 57 #define MN_ud2 0x149
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_si_dpm.c | 120 { 0x149, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND }, 121 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 451 { 0x149, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND }, 452 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/ |
| gfx_7_2_enum.h | 1472 SC_PA3_SC_LPOV_WE = 0x149, 3584 #define SQ_V_BFE_I32 0x149
|
| gfx_8_0_enum.h | 457 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__2BLOCKS_2TO1= 0x149, 1657 SC_PA3_SC_LPOV_WE = 0x149,
|