Searched refs:GEN7_WM_DISPATCH_ENABLE (Results 1 - 13 of 13) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di965_reg.h180 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
H A Di965_video.c1661 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
H A Di965_render.c2714 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di965_reg.h153 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di965_reg.h180 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
H A Di965_video.c1662 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
H A Di965_render.c2714 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di965_reg.h153 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen7_render.h87 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
H A Dgen7_render.c772 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen7_render.h87 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro
H A Dgen7_render.c735 OUT_BATCH(GEN7_WM_DISPATCH_ENABLE |
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/
H A Dbrw_defines.h1176 # define GEN7_WM_DISPATCH_ENABLE (1 << 29) macro

Completed in 61 milliseconds