| /xsrc/external/mit/MesaLib.old/dist/src/gallium/auxiliary/vl/ |
| H A D | vl_deint_filter.c | 107 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
110 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
162 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
|
| H A D | vl_matrix_filter.c | 114 ureg_MOV(shader, ureg_writemask(tmp, TGSI_WRITEMASK_ZW),
|
| H A D | vl_median_filter.c | 130 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
|
| H A D | vl_idct.c | 179 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
305 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
|
| H A D | vl_mc.c | 76 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
149 ureg_MUL(shader, ureg_writemask(o_vmv[i], TGSI_WRITEMASK_ZW), mv_scale, vmv[i]);
|
| H A D | vl_bicubic_filter.c | 219 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
|
| H A D | vl_zscan.c | 165 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/auxiliary/vl/ |
| H A D | vl_deint_filter.c | 107 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
110 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
162 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
|
| H A D | vl_matrix_filter.c | 114 ureg_MOV(shader, ureg_writemask(tmp, TGSI_WRITEMASK_ZW),
|
| H A D | vl_median_filter.c | 130 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
|
| H A D | vl_idct.c | 179 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
305 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
|
| H A D | vl_mc.c | 76 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
149 ureg_MUL(shader, ureg_writemask(o_vmv[i], TGSI_WRITEMASK_ZW), mv_scale, vmv[i]);
|
| H A D | vl_bicubic_filter.c | 220 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
|
| H A D | vl_zscan.c | 165 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/state_tracker/ |
| H A D | st_cb_drawpixels_shader.c | 181 inst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_ZW;
|
| H A D | st_pbo.c | 675 ureg_MOV(ureg, ureg_writemask(temp1, TGSI_WRITEMASK_ZW), ureg_imm1u(ureg, 0));
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/state_tracker/ |
| H A D | st_cb_drawpixels_shader.c | 181 inst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_ZW;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/auxiliary/tgsi/ |
| H A D | tgsi_util.c | 215 (write_mask & TGSI_WRITEMASK_ZW ? TGSI_WRITEMASK_Z : 0);
|
| H A D | tgsi_exec.c | 3524 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3558 if (wmask & TGSI_WRITEMASK_ZW) {
3588 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3614 if (wmask & TGSI_WRITEMASK_ZW) {
3634 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW)
3660 if (wmask & TGSI_WRITEMASK_ZW) {
4330 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW)
[all...] |
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/include/pipe/ |
| H A D | p_shader_tokens.h | 95 #define TGSI_WRITEMASK_ZW 0x0C macro
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/auxiliary/tgsi/ |
| H A D | tgsi_util.c | 276 (write_mask & TGSI_WRITEMASK_ZW ? TGSI_WRITEMASK_Z : 0);
|
| H A D | tgsi_exec.c | 3738 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3772 if (wmask & TGSI_WRITEMASK_ZW) {
3802 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3828 if (wmask & TGSI_WRITEMASK_ZW) {
3848 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW)
3874 if (wmask & TGSI_WRITEMASK_ZW) {
4613 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW)
[all...] |
| /xsrc/external/mit/MesaLib/dist/src/gallium/include/pipe/ |
| H A D | p_shader_tokens.h | 95 #define TGSI_WRITEMASK_ZW 0x0C macro
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/nv50/ |
| H A D | nv50_surface.c | 995 mask &= ~TGSI_WRITEMASK_ZW;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/nv50/ |
| H A D | nv50_surface.c | 1015 mask &= ~TGSI_WRITEMASK_ZW;
|