Searched refs:input_sizes (Results 1 - 25 of 32) sorted by relevance

12

/xsrc/external/mit/MesaLib/src/compiler/nir/
H A Dnir_opcodes.c300 .input_sizes = {
315 .input_sizes = {
330 .input_sizes = {
345 .input_sizes = {
360 .input_sizes = {
375 .input_sizes = {
390 .input_sizes = {
405 .input_sizes = {
420 .input_sizes = {
435 .input_sizes
[all...]
/xsrc/external/mit/MesaLib.old/src/compiler/nir/
H A Dnir_opcodes.c282 .input_sizes = {
297 .input_sizes = {
312 .input_sizes = {
327 .input_sizes = {
342 .input_sizes = {
357 .input_sizes = {
372 .input_sizes = {
387 .input_sizes = {
402 .input_sizes = {
417 .input_sizes
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/compiler/nir/
H A Dnir_opcodes.py35 def __init__(self, name, output_size, output_type, input_sizes,
70 assert isinstance(input_sizes, list)
71 assert isinstance(input_sizes[0], int)
77 assert len(input_sizes) == len(input_types)
79 for size in input_sizes:
84 self.num_inputs = len(input_sizes)
87 self.input_sizes = input_sizes
143 def opcode(name, output_size, output_type, input_sizes, input_types,
146 opcodes[name] = Opcode(name, output_size, output_type, input_sizes,
[all...]
H A Dnir_lower_alu_to_scalar.c46 unsigned num_components = nir_op_infos[instr->op].input_sizes[0];
228 /* We only handle same-size-as-dest (input_sizes[] == 0) or scalar
229 * args (input_sizes[] == 1).
231 assert(nir_op_infos[instr->op].input_sizes[i] < 2);
232 unsigned src_chan = (nir_op_infos[instr->op].input_sizes[i] == 1 ?
H A Dnir_search.c256 if (nir_op_infos[instr->op].input_sizes[src] != 0) {
257 num_components = nir_op_infos[instr->op].input_sizes[src];
465 if (nir_op_infos[alu->op].input_sizes[i] != 0)
466 num_components = nir_op_infos[alu->op].input_sizes[i];
H A Dnir_lower_vec_to_movs.c170 if (nir_op_infos[src_alu->op].input_sizes[j] != 0)
H A Dnir_lower_regs_to_ssa.c149 if (nir_op_infos[alu->op].input_sizes[i] != 0)
H A Dnir.h1016 unsigned input_sizes[NIR_MAX_VEC_COMPONENTS]; member in struct:__anon3bab288a1208
1061 if (nir_op_infos[instr->op].input_sizes[src] > 0)
1062 return channel < nir_op_infos[instr->op].input_sizes[src];
1089 if (nir_op_infos[instr->op].input_sizes[src] > 0)
1090 return nir_op_infos[instr->op].input_sizes[src];
1995 if (nir_op_infos[alu->op].input_sizes[alu_src_idx] == 0) {
2005 assert(nir_op_infos[alu->op].input_sizes[alu_src_idx] == 1);
H A Dnir_loop_analyze.c301 assert(nir_op_infos[alu->op].input_sizes[src_idx] == 0);
H A Dnir_builder.h404 if (op_info->input_sizes[i] == 0)
/xsrc/external/mit/MesaLib/dist/src/compiler/nir/
H A Dnir_inline_uniforms.c74 int input_sizes = nir_op_infos[alu->op].input_sizes[i]; local in function:src_only_uses_uniforms
76 if (input_sizes == 0) {
87 for (unsigned j = 0; j < input_sizes; j++) {
H A Dnir_lower_alu_to_scalar.c52 nir_op_infos[alu->op].input_sizes[0] > 1;
68 unsigned num_components = nir_op_infos[alu->op].input_sizes[0];
119 unsigned num_components = nir_op_infos[alu->op].input_sizes[0];
332 /* We only handle same-size-as-dest (input_sizes[] == 0) or scalar
333 * args (input_sizes[] == 1).
335 assert(nir_op_infos[alu->op].input_sizes[i] < 2);
336 unsigned src_chan = (nir_op_infos[alu->op].input_sizes[i] == 1 ?
H A Dnir_opcodes.py35 def __init__(self, name, output_size, output_type, input_sizes,
70 assert isinstance(input_sizes, list)
71 assert isinstance(input_sizes[0], int)
77 assert len(input_sizes) == len(input_types)
79 for size in input_sizes:
86 self.num_inputs = len(input_sizes)
89 self.input_sizes = input_sizes
155 def opcode(name, output_size, output_type, input_sizes, input_types,
158 opcodes[name] = Opcode(name, output_size, output_type, input_sizes,
[all...]
H A Dnir_lower_regs_to_ssa.c152 if (nir_op_infos[alu->op].input_sizes[i] != 0)
H A Dnir_search.c273 if (nir_op_infos[instr->op].input_sizes[src] != 0) {
274 num_components = nir_op_infos[instr->op].input_sizes[src];
498 if (nir_op_infos[alu->op].input_sizes[i] != 0)
499 num_components = nir_op_infos[alu->op].input_sizes[i];
H A Dnir_lower_vec_to_movs.c182 if (nir_op_infos[src_alu->op].input_sizes[j] != 0)
H A Dnir_opt_vectorize.c154 if (nir_op_infos[alu->op].input_sizes[i] != 0)
H A Dnir.h1402 uint8_t input_sizes[NIR_ALU_MAX_INPUTS]; member in struct:nir_op_info
1470 if (nir_op_infos[instr->op].input_sizes[src] > 0)
1471 return channel < nir_op_infos[instr->op].input_sizes[src];
1495 if (nir_op_infos[instr->op].input_sizes[src] > 0)
1496 return nir_op_infos[instr->op].input_sizes[src];
2793 if (nir_op_infos[alu->op].input_sizes[alu_src_idx] == 0) {
2803 assert(nir_op_infos[alu->op].input_sizes[alu_src_idx] == 1);
H A Dnir_loop_analyze.c324 assert(nir_op_infos[alu->op].input_sizes[src_idx] == 0);
/xsrc/external/mit/MesaLib/dist/docs/_exts/
H A Dnir.py91 for i, t, s in zip(range(100), op.input_types, op.input_sizes):
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/freedreno/a2xx/
H A Dir2_nir_lower_scalar.c48 unsigned num_components = nir_op_infos[instr->op].input_sizes[0];
/xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
H A Dbrw_vec4_nir.cpp890 brw_swizzle_for_size(nir_op_infos[cmp_instr->op].input_sizes[0]);
1435 brw_swizzle_for_size(nir_op_infos[instr->op].input_sizes[0]);
1454 brw_swizzle_for_size(nir_op_infos[instr->op].input_sizes[0]);
/xsrc/external/mit/MesaLib/dist/src/intel/compiler/
H A Dbrw_vec4_nir.cpp819 brw_swizzle_for_size(nir_op_infos[cmp_instr->op].input_sizes[0]);
1506 brw_swizzle_for_size(nir_op_infos[instr->op].input_sizes[0]);
1525 brw_swizzle_for_size(nir_op_infos[instr->op].input_sizes[0]);
/xsrc/external/mit/MesaLib/dist/src/broadcom/compiler/
H A Dv3d_compiler.h921 uint8_t input_sizes[V3D_MAX_GS_INPUTS / 4]; member in struct:v3d_gs_prog_data
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/etnaviv/
H A Detnaviv_compiler_nir.c764 unsigned num_components = info->input_sizes[i] ?: alu->dest.dest.ssa.num_components;

Completed in 79 milliseconds

12