| /xsrc/external/mit/MesaLib.old/dist/src/amd/common/ |
| H A D | ac_gpu_info.c | 776 unsigned num_se = MAX2(info->max_se, 1); local in function:ac_get_harvested_configs 779 unsigned rb_per_pkr = MIN2(num_rb / num_se / sh_per_se, 2); 780 unsigned rb_per_se = num_rb / num_se; 789 assert(num_se == 1 || num_se == 2 || num_se == 4); 796 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || 811 for (se = 0; se < num_se; se++) { 817 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) {
|
| /xsrc/external/mit/MesaLib/dist/src/amd/common/ |
| H A D | ac_gpu_info.c | 737 info->num_se = util_bitcount(amdinfo->enabled_rb_pipes_mask) / num_rbs_per_se; 739 info->num_se = info->max_se; 961 DIV_ROUND_UP(info->num_good_compute_units, (info->num_se * info->max_sa_per_se * cu_group)) * 964 (info->num_good_compute_units / (info->num_se * info->max_sa_per_se * cu_group)) * cu_group; 1258 fprintf(f, " num_se = %i\n", info->num_se); 1452 unsigned num_se = MAX2(info->max_se, 1); local in function:ac_get_harvested_configs 1455 unsigned rb_per_pkr = MIN2(num_rb / num_se / sh_per_se, 2); 1456 unsigned rb_per_se = num_rb / num_se; 1465 assert(num_se [all...] |
| H A D | ac_gpu_info.h | 199 uint32_t num_se; /* number of enabled shader engines */ member in struct:radeon_info
|
| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/winsys/null/ |
| H A D | radv_null_winsys.c | 108 info->num_se = 4;
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/ |
| H A D | si_cmd_buffer.c | 44 unsigned num_se = MAX2(physical_device->rad_info.max_se, 1); local in function:si_write_harvested_raster_configs 53 for (se = 0; se < num_se; se++) { 326 unsigned num_se = physical_device->rad_info.max_se; local in function:si_emit_graphics 344 S_028C48_MAX_ALLOC_COUNT(MIN2(128, pc_lines / (4 * num_se))) |
|
| H A D | radv_pipeline.c | 1561 unsigned num_se = device->physical_device->rad_info.max_se; local in function:calculate_gs_ring_sizes 1563 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */ 1568 (device->physical_device->rad_info.chip_class >= VI ? 32 : 16) * num_se; 1569 unsigned alignment = 256 * num_se; 1571 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_state_shaders.c | 2914 unsigned num_se = sctx->screen->info.max_se; local in function:si_update_gs_ring_buffers 2916 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */ 2920 unsigned gs_vertex_reuse = (sctx->chip_class >= VI ? 32 : 16) * num_se; 2921 unsigned alignment = 256 * num_se; 2923 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
|
| H A D | si_state.c | 4881 unsigned num_se = MAX2(sctx->screen->info.max_se, 1); local in function:si_write_harvested_raster_configs 4890 for (se = 0; se < num_se; se++) { 5109 unsigned num_se = sscreen->info.max_se; local in function:si_init_config 5127 S_028C48_MAX_ALLOC_COUNT(MIN2(128, pc_lines / (4 * num_se))) |
|
| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/ |
| H A D | si_cmd_buffer.c | 40 unsigned num_se = MAX2(physical_device->rad_info.max_se, 1); local in function:si_write_harvested_raster_configs 47 for (se = 0; se < num_se; se++) {
|
| H A D | radv_pipeline.c | 2222 unsigned num_se = device->physical_device->rad_info.max_se; local in function:radv_pipeline_init_gs_ring_state 2224 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */ 2229 (device->physical_device->rad_info.chip_class >= GFX8 ? 32 : 16) * num_se; 2230 unsigned alignment = 256 * num_se; 2232 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/winsys/radeon/drm/ |
| H A D | radeon_drm_winsys.c | 538 ws->info.num_se = ws->info.max_se;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_state_shaders.c | 3574 unsigned num_se = sctx->screen->info.max_se; local in function:si_update_gs_ring_buffers 3576 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */ 3580 unsigned gs_vertex_reuse = (sctx->chip_class >= GFX8 ? 32 : 16) * num_se; 3581 unsigned alignment = 256 * num_se; 3583 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
|
| H A D | si_state.c | 5301 unsigned num_se = MAX2(sctx->screen->info.max_se, 1); local in function:si_write_harvested_raster_configs 5307 for (se = 0; se < num_se; se++) {
|