Searched refs:reg_info (Results 1 - 7 of 7) sorted by relevance

/xsrc/external/mit/libdrm/dist/tests/amdgpu/
H A Dshader_code.h56 struct reg_info { struct
69 const struct reg_info *sh_reg;
71 const struct reg_info *context_reg;
81 const struct reg_info *sh_reg;
83 const struct reg_info *context_reg;
90 const struct reg_info *sh_reg;
92 const struct reg_info *context_reg;
H A Dshader_code_gfx9.h34 static const struct reg_info bufferclear_cs_shader_registers_gfx9[] = {
76 static const struct reg_info ps_const_sh_registers_gfx9[] = {
83 static const struct reg_info ps_const_context_registers_gfx9[] = {
123 static const struct reg_info ps_tex_sh_registers_gfx9[] = {
130 static const struct reg_info ps_tex_context_registers_gfx9[] = {
151 static const struct reg_info vs_RectPosTexFast_sh_registers_gfx9[] =
160 static const struct reg_info vs_RectPosTexFast_context_registers_gfx9[] =
H A Dshader_code_gfx10.h66 static const struct reg_info ps_const_sh_registers_gfx10[] = {
71 static const struct reg_info ps_const_context_registers_gfx10[] =
112 static const struct reg_info ps_tex_sh_registers_gfx10[] =
121 static const struct reg_info ps_tex_context_registers_gfx10[] =
145 static const struct reg_info vs_RectPosTexFast_sh_registers_gfx10[] =
154 static const struct reg_info vs_RectPosTexFast_context_registers_gfx10[] =
H A Dshader_code_gfx11.h50 static const struct reg_info bufferclear_cs_shader_registers_gfx11[] = {
126 static const struct reg_info ps_const_sh_registers_gfx11[] = {
131 static const struct reg_info ps_const_context_registers_gfx11[] = {
194 static const struct reg_info ps_tex_sh_registers_gfx11[] =
203 static const struct reg_info ps_tex_context_registers_gfx11[] =
257 static const struct reg_info vs_RectPosTexFast_sh_registers_gfx11[] =
266 static const struct reg_info vs_RectPosTexFast_context_registers_gfx11[] =
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/panfrost/midgard/
H A Ddisassemble.c345 midgard_reg_info *reg_info = (midgard_reg_info *)&reg_word; local in function:print_vector_field
396 print_dest(reg_info->out_reg, mode, alu_field->dest_override, out_high);
416 print_vector_src(alu_field->src1, out_high, mode, reg_info->src1_reg, is_int);
420 if (reg_info->src2_imm) {
421 uint16_t imm = decode_vector_imm(reg_info->src2_reg, alu_field->src2 >> 2);
425 reg_info->src2_reg, is_int);
472 midgard_reg_info *reg_info = (midgard_reg_info *)&reg_word; local in function:print_scalar_field
484 print_reg(reg_info->out_reg, 32);
486 print_reg(reg_info->out_reg * 2 + (alu_field->output_component >> 2),
494 print_scalar_src(alu_field->src1, reg_info
[all...]
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/lima/ir/gp/
H A Dregalloc.c30 struct reg_info { struct
43 struct reg_info *registers;
153 struct reg_info *a = &ctx->registers[i];
154 struct reg_info *b = &ctx->registers[j];
240 struct reg_info *info = &ctx->registers[i];
249 struct reg_info *info = &ctx->registers[i];
253 struct reg_info *conflict_info = &ctx->registers[*conflict];
292 struct reg_info *info = &ctx->registers[reg];
311 struct reg_info *reg = &ctx->registers[idx];
319 struct reg_info *conflic
[all...]
/xsrc/external/mit/MesaLib/dist/src/panfrost/midgard/
H A Ddisassemble.c816 midgard_reg_info *reg_info = (midgard_reg_info *)&reg_word; local in function:print_vector_field
838 print_dest(ctx, fp, reg_info->out_reg);
872 if (reg_info->src1_reg == REGISTER_CONSTANT)
876 print_vector_src(ctx, fp, alu_field->src1, mode, reg_info->src1_reg,
882 if (reg_info->src2_imm) {
883 uint16_t imm = decode_vector_imm(reg_info->src2_reg, alu_field->src2 >> 2);
885 } else if (reg_info->src2_reg == REGISTER_CONSTANT) {
889 print_vector_src(ctx, fp, alu_field->src2, mode, reg_info->src2_reg,
933 midgard_reg_info *reg_info = (midgard_reg_info *)&reg_word; local in function:print_scalar_field
953 print_dest(ctx, fp, reg_info
[all...]

Completed in 9 milliseconds