OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:MemoryACPILevel
(Results
1 - 14
of
14
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_iceland_smumgr.c
1496
/* table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;*/
1497
table->
MemoryACPILevel
.MinVddc = table->ACPILevel.MinVddc;
1498
table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;
1501
table->
MemoryACPILevel
.MinVddci = table->
MemoryACPILevel
.MinVddc;
1504
table->
MemoryACPILevel
.MinVddci = PP_HOST_TO_SMC_UL(data->acpi_vddci * VOLTAGE_SCALE);
1506
table->
MemoryACPILevel
.MinVddci = PP_HOST_TO_SMC_UL(data->min_vddci_in_pptable * VOLTAGE_SCALE);
1510
table->
MemoryACPILevel
.MinMvdd =
1513
table->
MemoryACPILevel
.MinMvdd = 0;
1533
table->
MemoryACPILevel
.DllCntl
[
all
...]
amdgpu_ci_smumgr.c
1448
/* table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;*/
1449
table->
MemoryACPILevel
.MinVddc = table->ACPILevel.MinVddc;
1450
table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;
1453
table->
MemoryACPILevel
.MinVddci = table->
MemoryACPILevel
.MinVddc;
1456
table->
MemoryACPILevel
.MinVddci = PP_HOST_TO_SMC_UL(data->acpi_vddci * VOLTAGE_SCALE);
1458
table->
MemoryACPILevel
.MinVddci = PP_HOST_TO_SMC_UL(data->min_vddci_in_pptable * VOLTAGE_SCALE);
1462
table->
MemoryACPILevel
.MinMvdd =
1465
table->
MemoryACPILevel
.MinMvdd = 0;
1485
table->
MemoryACPILevel
.DllCntl
[
all
...]
amdgpu_fiji_smumgr.c
1380
table->
MemoryACPILevel
.MclkFrequency =
1384
table->
MemoryACPILevel
.MclkFrequency,
1385
(uint32_t *)(&table->
MemoryACPILevel
.MinVoltage), &mvdd);
1390
table->
MemoryACPILevel
.MclkFrequency =
1392
table->
MemoryACPILevel
.MinVoltage =
1407
table->
MemoryACPILevel
.MinMvdd =
1410
table->
MemoryACPILevel
.EnabledForThrottle = 0;
1411
table->
MemoryACPILevel
.EnabledForActivity = 0;
1412
table->
MemoryACPILevel
.UpHyst = 0;
1413
table->
MemoryACPILevel
.DownHyst = 100
[
all
...]
amdgpu_tonga_smumgr.c
1245
/* table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;*/
1246
table->
MemoryACPILevel
.MinVoltage =
1249
/* CONVERT_FROM_HOST_TO_SMC_UL(table->
MemoryACPILevel
.MinVoltage);*/
1252
table->
MemoryACPILevel
.MinMvdd =
1255
table->
MemoryACPILevel
.MinMvdd = 0;
1275
table->
MemoryACPILevel
.DllCntl =
1277
table->
MemoryACPILevel
.MclkPwrmgtCntl =
1279
table->
MemoryACPILevel
.MpllAdFuncCntl =
1281
table->
MemoryACPILevel
.MpllDqFuncCntl =
1283
table->
MemoryACPILevel
.MpllFuncCntl
[
all
...]
amdgpu_vegam_smumgr.c
1165
table->
MemoryACPILevel
.MclkFrequency = data->vbios_boot_state.mclk_bootup_value;
1168
table->
MemoryACPILevel
.MclkFrequency,
1169
&table->
MemoryACPILevel
.MinVoltage, &mvdd);
1176
table->
MemoryACPILevel
.MinMvdd = PP_HOST_TO_SMC_UL(vol_level.Voltage);
1178
table->
MemoryACPILevel
.MinMvdd = 0;
1180
table->
MemoryACPILevel
.StutterEnable = false;
1182
table->
MemoryACPILevel
.EnabledForThrottle = 0;
1183
table->
MemoryACPILevel
.EnabledForActivity = 0;
1184
table->
MemoryACPILevel
.UpHyst = 0;
1185
table->
MemoryACPILevel
.DownHyst = 100
[
all
...]
amdgpu_polaris10_smumgr.c
1254
table->
MemoryACPILevel
.MclkFrequency = data->vbios_boot_state.mclk_bootup_value;
1257
table->
MemoryACPILevel
.MclkFrequency,
1258
&table->
MemoryACPILevel
.MinVoltage, &mvdd);
1271
table->
MemoryACPILevel
.MinMvdd = PP_HOST_TO_SMC_UL(vol_level.Voltage);
1273
table->
MemoryACPILevel
.MinMvdd = 0;
1275
table->
MemoryACPILevel
.StutterEnable = false;
1277
table->
MemoryACPILevel
.EnabledForThrottle = 0;
1278
table->
MemoryACPILevel
.EnabledForActivity = 0;
1279
table->
MemoryACPILevel
.UpHyst = 0;
1280
table->
MemoryACPILevel
.DownHyst = 100
[
all
...]
/src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_ci_dpm.c
3055
table->
MemoryACPILevel
.MinVddc = table->ACPILevel.MinVddc;
3056
table->
MemoryACPILevel
.MinVddcPhases = table->ACPILevel.MinVddcPhases;
3060
table->
MemoryACPILevel
.MinVddci =
3063
table->
MemoryACPILevel
.MinVddci =
3068
table->
MemoryACPILevel
.MinMvdd = 0;
3070
table->
MemoryACPILevel
.MinMvdd =
3078
table->
MemoryACPILevel
.DllCntl = cpu_to_be32(dll_cntl);
3079
table->
MemoryACPILevel
.MclkPwrmgtCntl = cpu_to_be32(mclk_pwrmgt_cntl);
3080
table->
MemoryACPILevel
.MpllAdFuncCntl =
3082
table->
MemoryACPILevel
.MpllDqFuncCntl
[
all
...]
smu7_discrete.h
325
SMU7_Discrete_MemoryLevel
MemoryACPILevel
;
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
smu71_discrete.h
273
SMU71_Discrete_MemoryLevel
MemoryACPILevel
;
smu7_discrete.h
326
SMU7_Discrete_MemoryLevel
MemoryACPILevel
;
smu72_discrete.h
268
SMU72_Discrete_MemoryLevel
MemoryACPILevel
;
smu73_discrete.h
252
SMU73_Discrete_MemoryLevel
MemoryACPILevel
;
smu74_discrete.h
284
SMU74_Discrete_MemoryLevel
MemoryACPILevel
;
smu75_discrete.h
290
SMU75_Discrete_MemoryLevel
MemoryACPILevel
;
Completed in 39 milliseconds
Indexes created Thu Oct 15 00:24:41 UTC 2026