Home | History | Annotate | Download | only in xscale
History log of /src/sys/arch/arm/xscale/ixp425reg.h
RevisionDateAuthorComments
 1.23  12-Feb-2020  thorpej Correct the location of SDRAM in the comment describing the IXP425
memory map. SDRAM is located at 0x00000000 and has aliases at 0x10000000,
0x20000000, and 0x30000000.
 1.22  12-Nov-2012  skrll branches: 1.22.38; 1.22.44;
C99 types
 1.21  21-Oct-2009  rmind branches: 1.21.12; 1.21.22;
Drop 3rd and 4th clauses from Ichiro FUKUHARA's license.
Reviewed and approved by ichiro@ (copyright holder).
 1.20  10-Dec-2006  scw branches: 1.20.50;
Add a port of Sam Leffler's IXP425 micro-engine support (from FreeBSD).

This is very much a work in progress. At the present time, only Ethernet
is supported.
 1.19  11-Dec-2005  christos branches: 1.19.20; 1.19.22;
merge ktrace-lwp.
 1.18  13-Feb-2004  scw branches: 1.18.16;
Avoid using two 'GPIO' bits of the interrupt mask to signify soft
interrupts; some boards actually use those GPIO pins as external
interrupt sources.

Instead, assign soft interrupt bits to on-chip sources which are
not used by the IXP425 port.
 1.17  08-Dec-2003  scw Scoot the SDRAM controller's mapping forward to the next 1MB boundary
so it can be mapped easily at startup.
 1.16  08-Dec-2003  scw Add support for picking up the size of SDRAM by reading the memory
controller's config register.
 1.15  08-Dec-2003  scw Oops, map PCI memory space at VA 0xf8000000 instead of in the middle
of user VM space at 0x48000000.
 1.14  16-Nov-2003  scw - Remove ixpsip_bs_tag (ixp425_sip_io.c). It just duplicated some of
the functionality of ixp425_bs_tag.
- Add missing stream_{read,write}_1 ops to ixp425_bs_tag.
- Re-work the delay() implementation to use the free-running Time-
Stamp counter. This removes the need to bootstrap TMR0 early on.
 1.13  23-Oct-2003  scw Add a few more register definitions.
 1.12  08-Oct-2003  scw Make it easier to support different types of IXP425 board:

- Move board-specific PCI/GPIO initialisation to its rightful place.

- Handle clearing down latched GPIO interrupts in a board-independent way.

- Use MI com(4) driver for on-chip UARTs.

- Misc. tidying up.

Tested on IXDP425.
 1.11  25-Sep-2003  ichiro add comment and delete unused definition
 1.10  25-Sep-2003  ichiro pci bus support
 1.9  02-Jul-2003  ichiro add sdram configration register
 1.8  02-Jul-2003  ichiro backout to recent changes w/o lwp changes
 1.7  29-Jun-2003  fvdl branches: 1.7.2;
Back out the lwp/ktrace changes. They contained a lot of colateral damage,
and need to be examined and discussed more.
 1.6  29-Jun-2003  ichiro struct proc * -> struct lwp *

ixp425_com:
add some status flags
 1.5  03-Jun-2003  ichiro fix interrupt number
swap uart0 and uart1
 1.4  02-Jun-2003  ichiro add pci configuration register and commands
 1.3  31-May-2003  ichiro bug fix
 1.2  24-May-2003  ichiro add registers
Performance Monitoring Unit - Coprocessor14
 1.1  23-May-2003  ichiro support IXP425 Intel Network Processor
running on BigEndian
 1.7.2.3  21-Sep-2004  skrll Fix the sync with head I botched.
 1.7.2.2  18-Sep-2004  skrll Sync with HEAD.
 1.7.2.1  03-Aug-2004  skrll Sync with HEAD
 1.18.16.1  30-Dec-2006  yamt sync with head.
 1.19.22.1  18-Dec-2006  yamt sync with head.
 1.19.20.1  12-Jan-2007  ad Sync with head.
 1.20.50.1  11-Mar-2010  yamt sync with head
 1.21.22.1  20-Nov-2012  tls Resync to 2012-11-19 00:00:00 UTC
 1.21.12.1  16-Jan-2013  yamt sync with (a bit old) head
 1.22.44.1  29-Feb-2020  ad Sync with head.
 1.22.38.1  08-Apr-2020  martin Merge changes from current as of 20200406

RSS XML Feed