Home | History | Annotate | Download | only in booke
History log of /src/sys/arch/powerpc/include/booke/intr.h
RevisionDateAuthorComments
 1.13  12-Sep-2022  rin PR port-powerpc/56922

__HAVE_FAST_SOFTINTS is broken for powerpc.
Disable it temporarily also for booke.
 1.12  23-Nov-2019  ad cpu_need_resched():

- Remove all code that should be MI, leaving the bare minimum under arch/.
- Make the required actions very explicit.
- Pass in LWP pointer for convenience.
- When a trap is required on another CPU, have the IPI set it locally.
- Expunge cpu_did_resched().
 1.11  19-Apr-2018  christos branches: 1.11.2;
s/static inline/static __inline/g for consistency.
 1.10  19-Oct-2016  nonaka branches: 1.10.14;
Added MSI/MSI-X and interrupt_distribute(9) support for powerpc.
 1.9  23-Jan-2015  nonaka branches: 1.9.2;
ddb MP support
 1.8  19-May-2014  rmind branches: 1.8.4;
Implement MI IPI interface with cross-call support.
 1.7  29-Mar-2014  christos branches: 1.7.2;
make pci_intr_string and eisa_intr_string take a buffer and a length
instead of relying in local static storage.
 1.6  21-Jun-2011  matt branches: 1.6.2; 1.6.12; 1.6.16;
forward declare cpu_info and trapframe.
 1.5  15-Jun-2011  matt Add IST_PULSE and intr_typename (converts IST_* to a name).
 1.4  05-Jun-2011  matt Remove <machine/atomic.h>; use <sys/atomic.h> instead.
Add <powerpc/cpuset.h> (for mpc85xx pmap).
Add some initial MP code for mpc85xx
Rework ipi code to be common across all ppcs
Change PPC to keep curlwp in %r13 while in the kernel.
Move astpending from cpu_info to mdlwp
Improve cpu_need_resched to be more MP friendly.
 1.3  08-Feb-2011  matt branches: 1.3.2;
Add IPI/cpu_send_ipi to intrsw.
 1.2  18-Jan-2011  matt branches: 1.2.2;
Add support for BookE Freescale MPC85xx (e500 core) processors.
Add fast softint support for PowerPC (though only booke uses it).
Redo FPU/VEC support and add e500 SPE support.
Rework trap/intrs to use a common trapframe format.
Support SOFTFLOAT (no hardfloat or fpu emulation) for BookE.
 1.1  01-Apr-2010  matt branches: 1.1.2; 1.1.4; 1.1.6; 1.1.8; 1.1.10;
Change booke_intr.h to intr.h since <powerpc/booke/intr.h> will be unique
enough.
 1.1.10.1  06-Jun-2011  jruoho Sync with HEAD.
 1.1.8.3  14-Oct-2011  matt Sync with current pulling P2020 and other newer processor support.
 1.1.8.2  07-Jan-2011  matt Add mpc85xx support for netbsd-5 (with some incompatible kernel changes).
 1.1.8.1  01-Apr-2010  matt file intr.h was added on branch matt-nb5-pq3 on 2011-01-07 01:26:20 +0000
 1.1.6.2  11-Aug-2010  yamt sync with head.
 1.1.6.1  01-Apr-2010  yamt file intr.h was added on branch yamt-nfs-mp on 2010-08-11 22:52:34 +0000
 1.1.4.4  12-Jun-2011  rmind sync with head
 1.1.4.3  05-Mar-2011  rmind sync with head
 1.1.4.2  30-May-2010  rmind sync with head
 1.1.4.1  01-Apr-2010  rmind file intr.h was added on branch rmind-uvmplock on 2010-05-30 05:17:03 +0000
 1.1.2.2  30-Apr-2010  uebayasi Sync with HEAD.
 1.1.2.1  01-Apr-2010  uebayasi file intr.h was added on branch uebayasi-xip on 2010-04-30 14:39:43 +0000
 1.2.2.1  08-Feb-2011  bouyer Sync with HEAD
 1.3.2.1  23-Jun-2011  cherry Catchup with rmind-uvmplock merge.
 1.6.16.1  18-May-2014  rmind sync with head
 1.6.12.2  03-Dec-2017  jdolecek update from HEAD
 1.6.12.1  20-Aug-2014  tls Rebase to HEAD as of a few days ago.
 1.6.2.1  22-May-2014  yamt sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs. ("Protocol error: too many arguments")
 1.7.2.1  10-Aug-2014  tls Rebase.
 1.8.4.2  05-Dec-2016  skrll Sync with HEAD
 1.8.4.1  06-Apr-2015  skrll Sync with HEAD
 1.9.2.1  04-Nov-2016  pgoyette Sync with HEAD
 1.10.14.1  22-Apr-2018  pgoyette Sync with HEAD
 1.11.2.1  08-Apr-2020  martin Merge changes from current as of 20200406

RSS XML Feed