/src/usr.bin/ktruss/ |
Makefile | 8 SRCS= ktrace.c dump.c subr.c misc.c setemul.c 9 CLEANFILES+= misc.c misc.h 17 dump.c: misc.h 20 .ORDER: misc.c misc.h 23 misc.c misc.h: ${DESTDIR}/usr/include/sys/errno.h makeerrnos.sh \ 29 ${DESTDIR}/usr/include/sys/signal.h misc
|
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/ |
spear13xx.dtsi | 219 misc: syscon@e0700000 { label 220 compatible = "st,spear1340-misc", "syscon";
|
rtd1195.dtsi | 131 misc: syscon@1b000 { label in label:rbus 207 &misc {
|
nspire.dtsi | 174 misc: misc@900A0000 { label
|
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/realtek/ |
rtd129x.dtsi | 93 misc: syscon@1b000 { label in label:rbus 175 &misc {
|
rtd139x.dtsi | 91 misc: syscon@1b000 { label in label:rbus 173 &misc {
|
rtd16xx.dtsi | 167 misc: syscon@1b000 { label in label:rbus 209 &misc {
|
/src/sys/dev/ic/ |
vgareg.h | 32 u_int8_t colreset, misc; member in struct:reg_vgaattr 51 u_int8_t rdplanesel, mode, misc, colorcare; member in struct:reg_vgagdc 69 /* misc output register */
|
dm9000.c | 332 uint8_t misc; local in function:dme_reset 341 misc = dme_read(sc, DM9000_GPR); 342 dme_write(sc, DM9000_GPR, misc | DM9000_GPR_PHY_PWROFF); 358 misc = dme_read(sc, DM9000_GPR); 359 dme_write(sc, DM9000_GPR, misc & ~DM9000_GPR_PHY_PWROFF); 360 misc = dme_read(sc, DM9000_GPCR); 361 dme_write(sc, DM9000_GPCR, misc | DM9000_GPCR_GPIO0_OUT);
|
ac97.c | 2136 uint16_t misc; local in function:ac97_ad198x_init 2140 ac97_read(as, AD1980_REG_MISC, &misc); 2142 misc | AD1980_MISC_LOSEL | AD1980_MISC_HPSEL);
|
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
amdgpu_atombios_crtc.c | 204 u16 misc = 0; local in function:amdgpu_atombios_crtc_set_dtd_timing 225 misc |= ATOM_VSYNC_POLARITY; 227 misc |= ATOM_HSYNC_POLARITY; 229 misc |= ATOM_COMPOSITESYNC; 231 misc |= ATOM_INTERLACE; 233 misc |= ATOM_DOUBLE_CLOCK_MODE; 235 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
|
amdgpu_atombios_encoders.c | 2011 uint16_t data_offset, misc; local in function:amdgpu_atombios_encoder_get_lcd_info 2049 misc = le16_to_cpu(lvds_info->info.sLCDTiming.susModeMiscInfo.usAccess); 2050 if (misc & ATOM_VSYNC_POLARITY) 2052 if (misc & ATOM_HSYNC_POLARITY) 2054 if (misc & ATOM_COMPOSITESYNC) 2056 if (misc & ATOM_INTERLACE) 2058 if (misc & ATOM_DOUBLE_CLOCK_MODE)
|
/src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/ |
nouveau_dispnv04_hw.c | 39 * misc hw access wrappers/control functions 331 uint8_t misc, gr4, gr5, gr6, seq2, seq4; local in function:nouveau_hw_save_vga_fonts 378 misc = NVReadPRMVIO(dev, 0, NV_PRMVIO_MISC__READ); 399 NVWritePRMVIO(dev, 0, NV_PRMVIO_MISC__WRITE, misc);
|
/src/sys/dev/pcmcia/ |
pcmcia_cis.c | 1051 u_int power, timing, iospace, irq, memspace, misc; local in function:decode_cftable_entry 1156 misc = reg & PCMCIA_TPCE_FS_MISC; 1423 if (misc) {
|
/src/sys/arch/arm/amlogic/ |
meson_uart.c | 171 uint32_t misc, control; local in function:meson_uart_attach 238 misc = bus_space_read_4(sc->sc_bst, sc->sc_bsh, UART_MISC_REG); 239 misc &= ~UART_MISC_TX_IRQ_CNT; 240 misc |= __SHIFTIN(0, UART_MISC_TX_IRQ_CNT); 241 misc &= ~UART_MISC_RX_IRQ_CNT; 242 misc |= __SHIFTIN(1, UART_MISC_RX_IRQ_CNT); 243 bus_space_write_4(sc->sc_bst, sc->sc_bsh, UART_MISC_REG, misc);
|
/src/sys/arch/sun3/include/ |
cg2reg.h | 236 } misc; member in struct:cg2fb
|
/src/sys/dev/usb/ |
if_ure.c | 991 uint32_t csum, misc; local in function:ure_rxcsum 997 misc = le32toh(rp->ure_misc); 1015 (misc & URE_RXPKT_IP_F))) 1018 ((flags & (M_CSUM_TCPv4 | M_CSUM_TCPv6)) && (misc & URE_RXPKT_TCP_F)) 1019 || ((flags & (M_CSUM_UDPv4 | M_CSUM_UDPv6)) && (misc & URE_RXPKT_UDP_F))
|
/src/sys/dev/pci/ |
if_nfe.c | 499 uint32_t phy, seed, misc = NFE_MISC1_MAGIC, link = NFE_MEDIA_SET; local in function:nfe_miibus_statchg 509 misc |= NFE_MISC1_HDX; 532 NFE_WRITE(sc, NFE_MISC1, misc);
|
pciconf.c | 1306 pcireg_t cmd, classreg, misc; local in function:configure_bus 1314 misc = pci_conf_read(pd->pc, pd->tag, PCI_BHLC_REG); 1345 misc &= ~((PCI_LATTIMER_MASK << PCI_LATTIMER_SHIFT) | 1347 misc |= (ltim & PCI_LATTIMER_MASK) << PCI_LATTIMER_SHIFT; 1348 misc |= ((pb->cacheline_size >> 2) & PCI_CACHELINE_MASK) << 1350 pci_conf_write(pd->pc, pd->tag, PCI_BHLC_REG, misc);
|
ubsec.c | 2241 u_int32_t misc; local in function:ubsec_init_pciregs 2248 misc = pci_conf_read(pc, pa->pa_tag, PCI_BHLC_REG); 2249 misc = (misc & ~(PCI_CACHELINE_MASK << PCI_CACHELINE_SHIFT)) 2251 pci_conf_write(pc, pa->pa_tag, PCI_BHLC_REG, misc);
|
/src/sys/arch/alpha/include/ |
logout.h | 298 uint64_t misc; member in struct:ev6_logout_sys
|
/src/sys/dev/scsipi/ |
scsi_changer.h | 440 u_int8_t misc; member in struct:page_transport_geometry_parameters
|
/src/sys/external/bsd/drm2/dist/drm/ast/ |
ast_drv.h | 252 u8 misc; member in struct:ast_vbios_stdtable
|
/src/sys/external/bsd/drm2/dist/drm/radeon/ |
radeon_atombios_crtc.c | 316 u16 misc = 0; local in function:atombios_set_crtc_dtd_timing 337 misc |= ATOM_VSYNC_POLARITY; 339 misc |= ATOM_HSYNC_POLARITY; 341 misc |= ATOM_COMPOSITESYNC; 343 misc |= ATOM_INTERLACE; 345 misc |= ATOM_DOUBLE_CLOCK_MODE; 347 misc |= ATOM_H_REPLICATIONBY2 | ATOM_V_REPLICATIONBY2; 349 args.susModeMiscInfo.usAccess = cpu_to_le16(misc); 363 u16 misc = 0; local in function:atombios_crtc_set_timing 383 misc |= ATOM_VSYNC_POLARITY [all...] |
/src/sys/arch/sparc/include/ |
cgtworeg.h | 245 } misc; member in struct:cg2fb
|