HomeSort by: relevance | last modified time | path
    Searched refs:amdgpu_irq_add_id (Results 1 - 25 of 47) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_irq.h 109 int amdgpu_irq_add_id(struct amdgpu_device *adev,
amdgpu_mxgpu_ai.c 344 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq);
348 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq);
amdgpu_mxgpu_nv.c 346 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq);
350 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq);
amdgpu_nbio_v7_4.c 461 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF,
479 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF,
amdgpu_mxgpu_vi.c 587 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 135, &adev->virt.rcv_irq);
591 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 138, &adev->virt.ack_irq);
amdgpu_gmc_v9_0.c 1160 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC, VMC_1_0__SRCID__VM_FAULT,
1166 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC1, VMC_1_0__SRCID__VM_FAULT,
1172 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2, UTCL2_1_0__SRCID__FAULT,
1180 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0,
amdgpu_sdma_v2_4.c 851 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP,
857 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241,
863 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE,
amdgpu_cik_sdma.c 963 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 224,
969 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241,
975 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 247,
amdgpu_irq.c 368 * amdgpu_irq_add_id - register IRQ source
380 int amdgpu_irq_add_id(struct amdgpu_device *adev, function in typeref:typename:int
amdgpu_jpeg_v2_5.c 104 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i],
amdgpu_vce_v2_0.c 425 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 167, &adev->vce.irq);
amdgpu_gmc_v10_0.c 807 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC,
814 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2,
amdgpu_gmc_v6_0.c 856 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 146, &adev->gmc.vm_fault);
860 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 147, &adev->gmc.vm_fault);
amdgpu_si_dma.c 492 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 224,
498 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 244,
amdgpu_sdma_v3_0.c 1129 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP,
1135 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241,
1141 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE,
amdgpu_dce_virtual.c 368 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SMU_DISP_TIMER2_TRIGGER, &adev->crtc_irq);
amdgpu_jpeg_v1_0.c 482 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, 126, &adev->jpeg.inst->irq);
amdgpu_jpeg_v2_0.c 97 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,
amdgpu_uvd_v4_2.c 116 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 124, &adev->uvd.inst->irq);
amdgpu_uvd_v5_0.c 114 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_UVD_SYSTEM_MESSAGE, &adev->uvd.inst->irq);
amdgpu_vega10_ih.c 588 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_IH, 0,
amdgpu_gmc_v7_0.c 1014 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &adev->gmc.vm_fault);
1018 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &adev->gmc.vm_fault);
amdgpu_uvd_v6_0.c 395 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_UVD_SYSTEM_MESSAGE, &adev->uvd.inst->irq);
402 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + VISLANDS30_IV_SRCID_UVD_ENC_GEN_PURP, &adev->uvd.inst->irq);
amdgpu_gmc_v8_0.c 1134 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &adev->gmc.vm_fault);
1138 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &adev->gmc.vm_fault);
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_smu_helper.c 650 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev),
654 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev),
660 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev),

Completed in 57 milliseconds

1 2