Searched refs:BRW_MRF_COMPR4 (Results 1 - 25 of 26) sorted by relevance

12

/xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
H A Dbrw_ir_fs.h210 if (r.file == MRF && (r.nr & BRW_MRF_COMPR4)) {
212 t.nr &= ~BRW_MRF_COMPR4;
219 } else if (s.file == MRF && (s.nr & BRW_MRF_COMPR4)) {
H A Dbrw_ir_vec4.h248 if (r.file == MRF && (r.nr & BRW_MRF_COMPR4)) {
253 t0.nr &= ~BRW_MRF_COMPR4;
259 } else if (s.file == MRF && (s.nr & BRW_MRF_COMPR4)) {
H A Dbrw_schedule_instructions.cpp1159 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
1164 if (inst->dst.nr & BRW_MRF_COMPR4)
1283 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
1288 if (inst->dst.nr & BRW_MRF_COMPR4)
H A Dbrw_eu_defines.h952 #define BRW_MRF_COMPR4 (1 << 7) macro
H A Dbrw_fs_reg_allocate.cpp477 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
480 if (inst->dst.nr & BRW_MRF_COMPR4) {
H A Dbrw_disasm.c680 _reg_nr &= ~BRW_MRF_COMPR4;
2025 brw_inst_dst_da_reg_nr(devinfo, inst) & BRW_MRF_COMPR4) {
H A Dbrw_fs.cpp3259 if (inst->dst.nr & BRW_MRF_COMPR4) {
3270 scan_inst->dst.nr &= ~BRW_MRF_COMPR4;
3779 dst.nr = dst.nr & ~BRW_MRF_COMPR4;
3793 if (inst->dst.file == MRF && (inst->dst.nr & BRW_MRF_COMPR4) &&
3817 compr4_dst.nr |= BRW_MRF_COMPR4;
4391 load->dst.nr |= BRW_MRF_COMPR4;
H A Dbrw_eu_emit.c93 assert((dest.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen));
197 assert((reg.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen));
H A Dbrw_fs_generator.cpp63 assert((reg->nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen));
H A Dbrw_vec4.cpp2138 assert((reg.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen));
/xsrc/external/mit/MesaLib/dist/src/intel/compiler/
H A Dbrw_ir_vec4.h248 if (r.file == MRF && (r.nr & BRW_MRF_COMPR4)) {
253 t0.nr &= ~BRW_MRF_COMPR4;
259 } else if (s.file == MRF && (s.nr & BRW_MRF_COMPR4)) {
H A Dbrw_ir_fs.h210 if (r.file == MRF && (r.nr & BRW_MRF_COMPR4)) {
212 t.nr &= ~BRW_MRF_COMPR4;
219 } else if (s.file == MRF && (s.nr & BRW_MRF_COMPR4)) {
H A Dbrw_schedule_instructions.cpp1229 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
1234 if (inst->dst.nr & BRW_MRF_COMPR4)
1356 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
1361 if (inst->dst.nr & BRW_MRF_COMPR4)
H A Dbrw_fs_reg_allocate.cpp413 int reg = inst->dst.nr & ~BRW_MRF_COMPR4;
416 if (inst->dst.nr & BRW_MRF_COMPR4) {
H A Dbrw_eu_defines.h1026 #define BRW_MRF_COMPR4 (1 << 7) macro
H A Dbrw_disasm.c835 _reg_nr &= ~BRW_MRF_COMPR4;
2459 brw_inst_dst_da_reg_nr(devinfo, inst) & BRW_MRF_COMPR4) {
H A Dbrw_ir_performance.cpp1254 const unsigned i = (r.nr & ~BRW_MRF_COMPR4) +
H A Dbrw_fs.cpp3378 if (inst->dst.nr & BRW_MRF_COMPR4) {
3389 scan_inst->dst.nr &= ~BRW_MRF_COMPR4;
3966 dst.nr = dst.nr & ~BRW_MRF_COMPR4;
3988 if (inst->dst.file == MRF && (inst->dst.nr & BRW_MRF_COMPR4) &&
4012 compr4_dst.nr |= BRW_MRF_COMPR4;
4829 load->dst.nr |= BRW_MRF_COMPR4;
H A Dbrw_eu_emit.c94 assert((dest.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->ver));
214 assert((reg.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->ver));
H A Dbrw_fs_generator.cpp64 assert((reg->nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->ver));
/xsrc/external/mit/xf86-video-intel/dist/src/sna/brw/
H A Dbrw_wm.c242 brw_message_reg(2 + n + BRW_MRF_COMPR4),
301 brw_message_reg(2 + n + BRW_MRF_COMPR4),
363 brw_message_reg(2 + n + BRW_MRF_COMPR4),
425 brw_message_reg(2 + n + BRW_MRF_COMPR4),
H A Dbrw_eu.h289 #define BRW_MRF_COMPR4 (1 << 7) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/brw/
H A Dbrw_wm.c242 brw_message_reg(2 + n + BRW_MRF_COMPR4),
301 brw_message_reg(2 + n + BRW_MRF_COMPR4),
363 brw_message_reg(2 + n + BRW_MRF_COMPR4),
425 brw_message_reg(2 + n + BRW_MRF_COMPR4),
H A Dbrw_eu.h289 #define BRW_MRF_COMPR4 (1 << 7) macro
/xsrc/external/mit/MesaLib/dist/src/intel/tools/
H A Di965_gram.y319 reg->nr |= BRW_MRF_COMPR4;

Completed in 84 milliseconds

12