| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/winsys/amdgpu/ |
| H A D | radv_amdgpu_surface.c | 42 if (!surf->blk_w || !surf->blk_h)
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/winsys/amdgpu/ |
| H A D | radv_amdgpu_surface.c | 44 if (!surf->blk_w || !surf->blk_h)
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/winsys/amdgpu/drm/ |
| H A D | amdgpu_surface.c | 76 surf->blk_w = util_format_get_blockwidth(tex->format);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/winsys/amdgpu/drm/ |
| H A D | amdgpu_surface.c | 76 surf->blk_w = util_format_get_blockwidth(tex->format);
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/ |
| H A D | cik_sdma.c | 70 static unsigned minify_as_blocks(unsigned width, unsigned level, unsigned blk_w) argument 73 return DIV_ROUND_UP(width, blk_w); 131 dst_level, sdst->surface.blk_w); 133 src_level, ssrc->surface.blk_w); 138 unsigned srcx = src_box->x / ssrc->surface.blk_w; 141 unsigned copy_width = DIV_ROUND_UP(src_box->width, ssrc->surface.blk_w); 158 dstx /= sdst->surface.blk_w;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_sdma_copy_image.c | 47 static unsigned minify_as_blocks(unsigned width, unsigned level, unsigned blk_w) argument 50 return DIV_ROUND_UP(width, blk_w); 120 unsigned copy_width = DIV_ROUND_UP(ssrc->buffer.b.b.width0, ssrc->surface.blk_w); 156 unsigned tiled_width = DIV_ROUND_UP(tiled->buffer.b.b.width0, tiled->surface.blk_w); 247 unsigned dst_width = minify_as_blocks(sdst->buffer.b.b.width0, 0, sdst->surface.blk_w); 248 unsigned src_width = minify_as_blocks(ssrc->buffer.b.b.width0, 0, ssrc->surface.blk_w); 249 unsigned copy_width = DIV_ROUND_UP(ssrc->buffer.b.b.width0, ssrc->surface.blk_w);
|
| H A D | si_texture.c | 143 (box->y / tex->surface.blk_h * pitch + box->x / tex->surface.blk_w) * 158 box->x / tex->surface.blk_w) * 536 tex->surface.blk_w, false, 0, desc);
|
| /xsrc/external/mit/libdrm/dist/radeon/ |
| H A D | radeon_surface.h | 114 uint32_t blk_w; member in struct:radeon_surface
|
| H A D | radeon_surface.c | 176 surflevel->nblk_x = (surflevel->npix_x + surf->blk_w - 1) / surf->blk_w; 585 surflevel->nblk_x = (surflevel->npix_x + surf->blk_w - 1) / surf->blk_w; 1436 surflevel->nblk_x = (next_power_of_two(surflevel->npix_x) + surf->blk_w - 1) / surf->blk_w; 1440 surflevel->nblk_x = (surflevel->npix_x + surf->blk_w - 1) / surf->blk_w; 1486 surflevel->nblk_x = (next_power_of_two(surflevel->npix_x) + surf->blk_w - 1) / surf->blk_w; [all...] |
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/winsys/radeon/drm/ |
| H A D | radeon_drm_surface.c | 103 surf_drm->blk_w = util_format_get_blockwidth(tex->format); 183 surf_ws->blk_w = surf_drm->blk_w;
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/common/ |
| H A D | ac_surface.h | 173 unsigned blk_w:4; member in struct:radeon_surf
|
| H A D | ac_surface.c | 336 AddrSurfInfoIn->basePitch *= surf->blk_w; 484 surf->blk_w <= 2 && surf->blk_h == 1) { 486 if (surf->blk_w == 2 && surf->blk_h == 1) 623 * blk_w, blk_h, bpe, flags. 651 compressed = surf->blk_w == 4 && surf->blk_h == 4; 1469 compressed = surf->blk_w == 4 && surf->blk_h == 4;
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/main/ |
| H A D | texcompress_astc.cpp | 1835 unsigned blk_w, blk_h; local in function:_mesa_unpack_astc_2d_ldr 1836 _mesa_get_format_block_size(format, &blk_w, &blk_h); 1839 unsigned x_blocks = (src_width + blk_w - 1) / blk_w; 1842 Decoder dec(blk_w, blk_h, 1, srgb, true); 1852 unsigned dst_blk_w = MIN2(blk_w, src_width - x*blk_w); 1858 (x * blk_w + sub_x) * 4; 1859 const uint16_t *src = &block_out[(sub_y * blk_w + sub_x) * 4];
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/main/ |
| H A D | texcompress_astc.cpp | 1836 unsigned blk_w, blk_h; local in function:_mesa_unpack_astc_2d_ldr 1837 _mesa_get_format_block_size(format, &blk_w, &blk_h); 1840 unsigned x_blocks = (src_width + blk_w - 1) / blk_w; 1843 Decoder dec(blk_w, blk_h, 1, srgb, true); 1853 unsigned dst_blk_w = MIN2(blk_w, src_width - x*blk_w); 1859 (x * blk_w + sub_x) * 4; 1860 const uint16_t *src = &block_out[(sub_y * blk_w + sub_x) * 4];
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/winsys/radeon/drm/ |
| H A D | radeon_drm_surface.c | 103 surf_drm->blk_w = util_format_get_blockwidth(tex->format); 183 surf_ws->blk_w = surf_drm->blk_w;
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeon/ |
| H A D | radeon_vcn_dec_jpeg.c | 53 dec->jpg.dt_pitch = luma->surface.u.gfx9.surf_pitch * luma->surface.blk_w;
|
| H A D | radeon_uvd.c | 1431 msg->body.decode.dt_pitch = luma->u.legacy.level[0].nblk_x * luma->blk_w; 1473 msg->body.decode.dt_pitch = luma->u.gfx9.surf_pitch * luma->blk_w;
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/ |
| H A D | radv_image.c | 218 surface->blk_w = vk_format_get_blockwidth(format); 717 image->planes[0].surface.blk_w, false, false, desc); 1127 uint32_t blk_w; local in function:radv_image_view_make_descriptor 1138 assert(plane->surface.blk_w % vk_format_get_blockwidth(plane->format) == 0); 1139 blk_w = plane->surface.blk_w / vk_format_get_blockwidth(plane->format) * vk_format_get_blockwidth(vk_format); 1168 blk_w, is_stencil, is_storage_image, descriptor->plane_descriptors[descriptor_plane_id]);
|
| /xsrc/external/mit/MesaLib/dist/src/amd/common/ |
| H A D | ac_surface.h | 309 uint8_t blk_w : 4; member in struct:radeon_surf
|
| H A D | ac_surface.c | 625 AddrSurfInfoIn->basePitch *= surf->blk_w; 819 surf->flags & RADEON_SURF_SCANOUT && config->info.samples <= 1 && surf->blk_w <= 2 && 822 if (surf->blk_w == 2 && surf->blk_h == 1) 956 * blk_w, blk_h, bpe, flags. 982 compressed = surf->blk_w == 4 && surf->blk_h == 4; 1689 if (!compressed && surf->blk_w > 1 && out.pitch == out.pixelPitch && 1692 surf->u.gfx9.surf_pitch = align(surf->u.gfx9.surf_pitch / surf->blk_w, 256 / surf->bpe); 1694 MAX2(surf->u.gfx9.epitch, surf->u.gfx9.surf_pitch * surf->blk_w - 1); 1702 surf->u.gfx9.surf_pitch * out.height * surf->bpe * surf->blk_w); 2042 compressed = surf->blk_w [all...] |
| H A D | ac_surface_modifier_test.c | 249 .blk_w = 1,
|
| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/ |
| H A D | radv_image.c | 1252 0, image->planes[0].surface.blk_w, false, false, false, false, 1505 image->planes[i].surface.blk_w = vk_format_get_blockwidth(format); 1823 uint32_t blk_w; local in function:radv_image_view_make_descriptor 1834 assert(plane->surface.blk_w % vk_format_get_blockwidth(plane->format) == 0); 1835 blk_w = plane->surface.blk_w / vk_format_get_blockwidth(plane->format) * 1861 iview->base_mip, blk_w, is_stencil, is_storage_image,
|
| /xsrc/external/mit/xf86-video-ati-kms/dist/src/ |
| H A D | radeon_bo_helper.c | 121 surface->blk_w = 1;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeon/ |
| H A D | radeon_vcn_dec_jpeg.c | 50 dec->jpg.dt_pitch = luma->surface.u.gfx9.surf_pitch * luma->surface.blk_w;
|
| H A D | radeon_uvd.c | 1442 msg->body.decode.dt_pitch = luma->u.legacy.level[0].nblk_x * luma->blk_w; 1485 msg->body.decode.dt_pitch = luma->u.gfx9.surf_pitch * luma->blk_w;
|