HomeSort by: relevance | last modified time | path
    Searched defs:sc_config (Results 1 - 25 of 34) sorted by relevancy

1 2

  /src/sys/dev/ic/
hpetvar.h 42 uint32_t sc_config; member in struct:hpet_softc
hpetvar.h 42 uint32_t sc_config; member in struct:hpet_softc
anvar.h 136 struct an_rid_genconfig sc_config; member in struct:an_softc
anvar.h 136 struct an_rid_genconfig sc_config; member in struct:an_softc
  /src/sys/arch/mips/atheros/dev/
if_ath_arbus.c 74 struct ar531x_config sc_config; member in struct:ath_arbus_softc
145 rv = atheros_get_board_config(&asc->sc_config);
150 asc->sc_config.unit = device_unit(sc->sc_dev);
151 asc->sc_config.tag = asc->sc_iot;
154 sc->sc_st = (HAL_BUS_TAG) &asc->sc_config;
if_ath_arbus.c 74 struct ar531x_config sc_config; member in struct:ath_arbus_softc
145 rv = atheros_get_board_config(&asc->sc_config);
150 asc->sc_config.unit = device_unit(sc->sc_dev);
151 asc->sc_config.tag = asc->sc_iot;
154 sc->sc_st = (HAL_BUS_TAG) &asc->sc_config;
  /src/sys/arch/acorn32/mainbus/
pioc.c 77 int sc_config[PIOC_CM_REGS];/* config regs */ member in struct:pioc_softc
340 sc->sc_config[loop] = bus_space_read_1(iot, ioh, PIOC_CM_DATA_REG);
349 printf("%02x ", sc->sc_config[loop]);
374 if (sc->sc_config[PIOC_CM_CR0] & PIOC_WDC_ENABLE) {
379 if (sc->sc_config[PIOC_CM_CR5] & PIOC_WDC_SECONDARY)
393 if (sc->sc_config[PIOC_CM_CR0] & PIOC_FDC_ENABLE) {
398 if (sc->sc_config[PIOC_CM_CR5] & PIOC_FDC_SECONDARY)
419 if (sc->sc_config[PIOC_CM_CR2] & PIOC_UART1_ENABLE) {
424 switch (sc->sc_config[PIOC_CM_CR2] & PIOC_UART1_ADDR_MASK) {
444 if (sc->sc_config[PIOC_CM_CR2] & PIOC_UART2_ENABLE)
    [all...]
pioc.c 77 int sc_config[PIOC_CM_REGS];/* config regs */ member in struct:pioc_softc
340 sc->sc_config[loop] = bus_space_read_1(iot, ioh, PIOC_CM_DATA_REG);
349 printf("%02x ", sc->sc_config[loop]);
374 if (sc->sc_config[PIOC_CM_CR0] & PIOC_WDC_ENABLE) {
379 if (sc->sc_config[PIOC_CM_CR5] & PIOC_WDC_SECONDARY)
393 if (sc->sc_config[PIOC_CM_CR0] & PIOC_FDC_ENABLE) {
398 if (sc->sc_config[PIOC_CM_CR5] & PIOC_FDC_SECONDARY)
419 if (sc->sc_config[PIOC_CM_CR2] & PIOC_UART1_ENABLE) {
424 switch (sc->sc_config[PIOC_CM_CR2] & PIOC_UART1_ADDR_MASK) {
444 if (sc->sc_config[PIOC_CM_CR2] & PIOC_UART2_ENABLE)
    [all...]
  /src/sys/dev/goldfish/
gfttyvar.h 47 struct gftty_config *sc_config; member in struct:gftty_softc
gfttyvar.h 47 struct gftty_config *sc_config; member in struct:gftty_softc
  /src/sys/dev/i2c/
i2cmuxvar.h 60 const struct iicmux_config * sc_config; member in struct:iicmux_softc
i2cmuxvar.h 60 const struct iicmux_config * sc_config; member in struct:iicmux_softc
  /src/sys/arch/arm/sunxi/
sunxi_nmi.c 113 const struct sunxi_nmi_config *sc_config; member in struct:sunxi_nmi_softc
129 val = NMI_READ(sc, sc->sc_config->pend_reg);
131 NMI_WRITE(sc, sc->sc_config->pend_reg, val);
139 val = NMI_READ(sc, sc->sc_config->enable_reg);
144 NMI_WRITE(sc, sc->sc_config->enable_reg, val);
152 val = NMI_READ(sc, sc->sc_config->ctrl_reg);
155 NMI_WRITE(sc, sc->sc_config->ctrl_reg, val);
258 device_printf(dev, "%s in use\n", sc->sc_config->name);
346 snprintf(buf, buflen, "%s", sc->sc_config->name);
385 sc->sc_config = of_compatible_lookup(phandle, compat_data)->data
    [all...]
sunxi_nmi.c 113 const struct sunxi_nmi_config *sc_config; member in struct:sunxi_nmi_softc
129 val = NMI_READ(sc, sc->sc_config->pend_reg);
131 NMI_WRITE(sc, sc->sc_config->pend_reg, val);
139 val = NMI_READ(sc, sc->sc_config->enable_reg);
144 NMI_WRITE(sc, sc->sc_config->enable_reg, val);
152 val = NMI_READ(sc, sc->sc_config->ctrl_reg);
155 NMI_WRITE(sc, sc->sc_config->ctrl_reg, val);
258 device_printf(dev, "%s in use\n", sc->sc_config->name);
346 snprintf(buf, buflen, "%s", sc->sc_config->name);
385 sc->sc_config = of_compatible_lookup(phandle, compat_data)->data
    [all...]
sunxi_mmc.c 165 const struct sunxi_mmc_config *sc_config; member in struct:sunxi_mmc_softc
362 sc->sc_config = of_compatible_lookup(phandle, compat_data)->data;
500 if (sc->sc_config->delays) {
525 if (sc->sc_config->delays == NULL)
528 delays = &sc->sc_config->delays[timing];
557 const u_int flags = sc->sc_config->flags;
598 if ((sc->sc_config->delays || (flags & SUNXI_MMC_FLAG_NEW_TIMINGS)) &&
850 const u_int flags = sc->sc_config->flags;
1037 len = uimin(sc->sc_config->idma_xferlen, resid);
1066 cmd->c_datalen, map->dm_nsegs, sc->sc_config->idma_xferlen)
    [all...]
  /src/sys/dev/acpi/
amdgpio.c 70 const struct amdgpio_config *sc_config; member in struct:amdgpio_softc
161 sc->sc_config = acpi_compatible_lookup(aa, compat_data)->data;
163 KASSERT(sc->sc_config != NULL);
193 sc->sc_config->num_pins, KM_SLEEP);
194 for (pin = 0; pin < sc->sc_config->num_pins; pin++) {
237 gba.gba_npins = sc->sc_config->num_pins;
256 xpin = sc->sc_config->translate(gpio);
334 if (pin < 0 || pin >= sc->sc_config->num_pins) {
351 if (pin < 0 || pin >= sc->sc_config->num_pins) {
382 if (pin < 0 || pin >= sc->sc_config->num_pins)
    [all...]
amdgpio.c 70 const struct amdgpio_config *sc_config; member in struct:amdgpio_softc
161 sc->sc_config = acpi_compatible_lookup(aa, compat_data)->data;
163 KASSERT(sc->sc_config != NULL);
193 sc->sc_config->num_pins, KM_SLEEP);
194 for (pin = 0; pin < sc->sc_config->num_pins; pin++) {
237 gba.gba_npins = sc->sc_config->num_pins;
256 xpin = sc->sc_config->translate(gpio);
334 if (pin < 0 || pin >= sc->sc_config->num_pins) {
351 if (pin < 0 || pin >= sc->sc_config->num_pins) {
382 if (pin < 0 || pin >= sc->sc_config->num_pins)
    [all...]
qcomgpio.c 92 const struct qcomgpio_config *sc_config; member in struct:qcomgpio_softc
193 sc->sc_config = acpi_compatible_lookup(aa, compat_data)->data;
195 KASSERT(sc->sc_config != NULL);
349 filt < sc->sc_config->num_pdc_filter;
351 if (sc->sc_config->pdc_filter[filt] ==
464 for (n = 0; n < sc->sc_config->num_reserved; n++) {
465 if (pin >= sc->sc_config->reserved[n].start &&
466 pin < sc->sc_config->reserved[n].start +
467 sc->sc_config->reserved[n].count) {
qcomgpio.c 92 const struct qcomgpio_config *sc_config; member in struct:qcomgpio_softc
193 sc->sc_config = acpi_compatible_lookup(aa, compat_data)->data;
195 KASSERT(sc->sc_config != NULL);
349 filt < sc->sc_config->num_pdc_filter;
351 if (sc->sc_config->pdc_filter[filt] ==
464 for (n = 0; n < sc->sc_config->num_reserved; n++) {
465 if (pin >= sc->sc_config->reserved[n].start &&
466 pin < sc->sc_config->reserved[n].start +
467 sc->sc_config->reserved[n].count) {
  /src/sys/dev/adb/
adb_ktm.c 63 uint8_t sc_config[8]; member in struct:ktm_softc
158 sc->sc_config[7] = ktm_turbo_csum(sc->sc_config);
159 ktm_send_sync(sc, ADBLISTEN(addr, 2), 8, sc->sc_config);
170 sc->sc_config[1] = reg;
214 memcpy(sc->sc_config, data, sizeof(data));
adb_ktm.c 63 uint8_t sc_config[8]; member in struct:ktm_softc
158 sc->sc_config[7] = ktm_turbo_csum(sc->sc_config);
159 ktm_send_sync(sc, ADBLISTEN(addr, 2), 8, sc->sc_config);
170 sc->sc_config[1] = reg;
214 memcpy(sc->sc_config, data, sizeof(data));
  /src/sys/arch/arm/nvidia/
tegra_soctherm.c 129 const struct tegra_soctherm_config *sc_config; member in struct:tegra_soctherm_softc
218 sc->sc_config = of_compatible_lookup(phandle, compat_data)->data;
219 if (sc->sc_config == NULL) {
274 const struct tegra_soctherm_config *config = sc->sc_config;
313 const struct tegra_soctherm_config *config = sc->sc_config;
tegra_soctherm.c 129 const struct tegra_soctherm_config *sc_config; member in struct:tegra_soctherm_softc
218 sc->sc_config = of_compatible_lookup(phandle, compat_data)->data;
219 if (sc->sc_config == NULL) {
274 const struct tegra_soctherm_config *config = sc->sc_config;
313 const struct tegra_soctherm_config *config = sc->sc_config;
  /src/sys/dev/isa/
itesio_isavar.h 178 struct itesio_config sc_config; member in struct:itesio_softc
  /src/sys/dev/usb/
ubt.c 212 int sc_config; /* current config no */ member in struct:ubt_softc
749 err = usbd_set_interface(sc->sc_iface1, sc->sc_config);
753 sc->sc_config, usbd_errstr(err), err);
805 sc->sc_config);
812 sc->sc_config);
851 t = sc->sc_config;
865 sc->sc_config = t;

Completed in 31 milliseconds

1 2