Searched refs:BRW_SWIZZLE_XXXX (Results 1 - 25 of 31) sorted by relevance

12

/xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
H A Dtest_vec4_dead_code_eliminate.cpp142 test_cmp->src[1].swizzle = BRW_SWIZZLE_XXXX;
148 test_mov->src[0].swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_vec4_surface_builder.cpp199 swizzle(src0, BRW_SWIZZLE_XXXX));
204 swizzle(src1, BRW_SWIZZLE_XXXX));
H A Dtest_vec4_cmod_propagation.cpp670 src0.swizzle = src1.swizzle = src2.swizzle = BRW_SWIZZLE_XXXX;
674 tmp.swizzle = BRW_SWIZZLE_XXXX;
712 src0.swizzle = src1.swizzle = src2.swizzle = BRW_SWIZZLE_XXXX;
716 tmp.swizzle = BRW_SWIZZLE_XXXX;
753 src0.swizzle = BRW_SWIZZLE_XXXX;
757 mov_src.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_reg.h80 #define BRW_SWIZZLE_XXXX BRW_SWIZZLE4(0,0,0,0) macro
103 return (swiz == BRW_SWIZZLE_XXXX ||
530 BRW_SWIZZLE_XXXX,
881 BRW_SWIZZLE_XXXX,
H A Dbrw_vec4_cmod_propagation.cpp163 ((inst->src[0].swizzle == BRW_SWIZZLE_XXXX &&
H A Dtest_vec4_register_coalesce.cpp162 src.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_clip_util.c231 brw_MOV(p, t_nopersp, brw_swizzle(t_nopersp, BRW_SWIZZLE_XXXX));
H A Dbrw_vec4_visitor.cpp441 tmp_src.swizzle = BRW_SWIZZLE_XXXX;
495 src0.swizzle = BRW_SWIZZLE_XXXX;
517 src0.swizzle = BRW_SWIZZLE_XXXX;
1047 mcs.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_eu_emit.c909 src0.swizzle = BRW_SWIZZLE_XXXX; \
911 src1.swizzle = BRW_SWIZZLE_XXXX; \
913 src2.swizzle = BRW_SWIZZLE_XXXX; \
939 src0.swizzle = BRW_SWIZZLE_XXXX; \
941 src1.swizzle = BRW_SWIZZLE_XXXX; \
943 src2.swizzle = BRW_SWIZZLE_XXXX; \
3346 stride(brw_swizzle(idx, BRW_SWIZZLE_XXXX), 4, 4, 1));
H A Dbrw_vec4_nir.cpp297 return swizzle(src_reg(dst), BRW_SWIZZLE_XXXX);
325 return swizzle(src_reg(retype(tmp, BRW_REGISTER_TYPE_DF)), BRW_SWIZZLE_XXXX);
1579 op[0].swizzle = BRW_SWIZZLE_XXXX;
1618 op[0].swizzle = brw_compose_swizzle(BRW_SWIZZLE_XXXX, op[0].swizzle);
H A Dbrw_fs_generator.cpp652 case BRW_SWIZZLE_XXXX:
1244 src0.swizzle = BRW_SWIZZLE_XXXX;
1319 src0.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_vec4.cpp2398 case BRW_SWIZZLE_XXXX:
/xsrc/external/mit/MesaLib/dist/src/intel/compiler/
H A Dtest_vec4_dead_code_eliminate.cpp154 test_cmp->src[1].swizzle = BRW_SWIZZLE_XXXX;
160 test_mov->src[0].swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_vec4_surface_builder.cpp197 swizzle(src0, BRW_SWIZZLE_XXXX));
202 swizzle(src1, BRW_SWIZZLE_XXXX));
H A Dtest_vec4_cmod_propagation.cpp682 src0.swizzle = src1.swizzle = src2.swizzle = BRW_SWIZZLE_XXXX;
686 tmp.swizzle = BRW_SWIZZLE_XXXX;
724 src0.swizzle = src1.swizzle = src2.swizzle = BRW_SWIZZLE_XXXX;
728 tmp.swizzle = BRW_SWIZZLE_XXXX;
765 src0.swizzle = BRW_SWIZZLE_XXXX;
769 mov_src.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_reg.h80 #define BRW_SWIZZLE_XXXX BRW_SWIZZLE4(0,0,0,0) macro
103 return (swiz == BRW_SWIZZLE_XXXX ||
523 BRW_SWIZZLE_XXXX,
874 BRW_SWIZZLE_XXXX,
H A Dbrw_vec4_cmod_propagation.cpp163 ((inst->src[0].swizzle == BRW_SWIZZLE_XXXX &&
H A Dtest_vec4_register_coalesce.cpp173 src.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_clip_util.c231 brw_MOV(p, t_nopersp, brw_swizzle(t_nopersp, BRW_SWIZZLE_XXXX));
H A Dbrw_vec4_visitor.cpp428 tmp_src.swizzle = BRW_SWIZZLE_XXXX;
482 src0.swizzle = BRW_SWIZZLE_XXXX;
504 src0.swizzle = BRW_SWIZZLE_XXXX;
952 mcs.swizzle = BRW_SWIZZLE_XXXX;
H A Dbrw_eu_emit.c1046 src0.swizzle = BRW_SWIZZLE_XXXX; \
1048 src1.swizzle = BRW_SWIZZLE_XXXX; \
1050 src2.swizzle = BRW_SWIZZLE_XXXX; \
1076 src0.swizzle = BRW_SWIZZLE_XXXX; \
1078 src1.swizzle = BRW_SWIZZLE_XXXX; \
1080 src2.swizzle = BRW_SWIZZLE_XXXX; \
3578 stride(brw_swizzle(idx, BRW_SWIZZLE_XXXX), 4, 4, 1));
H A Dbrw_vec4_nir.cpp295 return swizzle(src_reg(dst), BRW_SWIZZLE_XXXX);
323 return swizzle(src_reg(retype(tmp, BRW_REGISTER_TYPE_DF)), BRW_SWIZZLE_XXXX);
1617 op[0].swizzle = BRW_SWIZZLE_XXXX;
1656 op[0].swizzle = brw_compose_swizzle(BRW_SWIZZLE_XXXX, op[0].swizzle);
H A Dbrw_fs_generator.cpp784 case BRW_SWIZZLE_XXXX:
1385 src0.swizzle = BRW_SWIZZLE_XXXX;
1461 src0.swizzle = BRW_SWIZZLE_XXXX;
/xsrc/external/mit/xf86-video-intel/dist/src/sna/brw/
H A Dbrw_eu.h46 #define BRW_SWIZZLE_XXXX BRW_SWIZZLE4(0,0,0,0) macro
1339 BRW_SWIZZLE_XXXX,
1607 BRW_SWIZZLE_XXXX,
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/brw/
H A Dbrw_eu.h46 #define BRW_SWIZZLE_XXXX BRW_SWIZZLE4(0,0,0,0) macro
1339 BRW_SWIZZLE_XXXX,
1607 BRW_SWIZZLE_XXXX,

Completed in 52 milliseconds

12