Home | History | Annotate | Download | only in marvell
History log of /src/sys/arch/evbarm/marvell/marvell_start.S
RevisionDateAuthorComments
 1.14  20-May-2022  rin Hmm, fix typo in comments again...
 1.13  20-May-2022  rin Fix typo for the previous. No binary changes.
 1.12  20-May-2022  rin Initial support for armv5eb on Sheeva.

Disable L2 cache for Sheeva before switch to big-endian mode.

Note that we need to encode this code sequence in little endian,
as u-boot starts kernel in little-endian mode.

XXX
At the moment, this code is unconditionally enabled if CPU_SHEEVA
option is enabled; it does not work for older CPUs.

It would be better to determine CPU type automatically as done for
little-endian variant, but it is too ugly to hand-assemble for
the opposite byte-order.

It may be nice if we have tools something like:

$ nbarm-elf-bswap -s marvell_start -e Lswitch_endian_done netbsd

Tested for OPENBLOCKS_A6 (for CPU_SHEEVA), as well as KUROBOX_PRO
(for !CPU_SHEEVA).
 1.11  30-Aug-2021  rin Add ARMEB support to marvell_start.

Since u-boot is running in little-endian mode, first few instructions
(to switch byte-order) should be encoded in little-endian. After that,
nop's in little-endian should appear in order to flush prefetch buffer.
Then, CPWAIT() ensure entering in big-endian mode.
 1.10  16-Oct-2018  skrll Catch up with armadaxp_start.S:1.5... if only we had generic start code
for arm
 1.9  15-Oct-2018  skrll Only ent KERNEL_BASE_EXT when we want to change KERNEL_BASE from its
default of 0x8000_0000

Don't use KERNEL_BASE_EXT where KERNEL_BASE should be instead.

Workaround a as(1) weirdness in armadaxp_start.S
 1.8  30-Aug-2014  kiyohara branches: 1.8.18; 1.8.20;
Fix initialize PJ4B.
 1.7  30-Aug-2014  kiyohara Fix broken registers.
 1.6  14-Apr-2014  matt Add hook to set L2 cache to write-through
 1.5  29-Jan-2014  kiyohara branches: 1.5.2;
Abolish run time configuration for mapped address of SoC by u-boot.
This had become a cause hang-ups from some models.
 1.4  02-Oct-2013  kiyohara Remove undefined CPU ID. Thanks skrll@.
 1.3  30-Sep-2013  kiyohara Support ARMADAXP.
+ Add MVSOC_FIXUP_DEVID.
+ check mapped address for SoC registers.
 1.2  31-Jan-2011  matt branches: 1.2.2; 1.2.6; 1.2.16; 1.2.20;
Add RCSID when needed.
Don't include pmap.h or pte.h, include "assym.h" instead.
Use assym.h provided values.
 1.1  03-Oct-2010  kiyohara branches: 1.1.2; 1.1.4; 1.1.6; 1.1.8;
Add support Marvell Sheevaplug.
Add some NAS on Marvell SoC.
 1.1.8.1  08-Feb-2011  bouyer Sync with HEAD
 1.1.6.1  06-Jun-2011  jruoho Sync with HEAD.
 1.1.4.2  22-Oct-2010  uebayasi Sync with HEAD (-D20101022).
 1.1.4.1  03-Oct-2010  uebayasi file marvell_start.S was added on branch uebayasi-xip on 2010-10-22 09:23:12 +0000
 1.1.2.2  09-Oct-2010  yamt sync with head
 1.1.2.1  03-Oct-2010  yamt file marvell_start.S was added on branch yamt-nfs-mp on 2010-10-09 03:31:45 +0000
 1.2.20.1  18-May-2014  rmind sync with head
 1.2.16.2  03-Dec-2017  jdolecek update from HEAD
 1.2.16.1  20-Aug-2014  tls Rebase to HEAD as of a few days ago.
 1.2.6.1  22-May-2014  yamt sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs. ("Protocol error: too many arguments")
 1.2.2.2  05-Mar-2011  rmind sync with head
 1.2.2.1  31-Jan-2011  rmind file marvell_start.S was added on branch rmind-uvmplock on 2011-03-05 20:50:08 +0000
 1.5.2.1  10-Aug-2014  tls Rebase.
 1.8.20.1  10-Jun-2019  christos Sync with HEAD
 1.8.18.1  20-Oct-2018  pgoyette Sync with head

RSS XML Feed