OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:CLK_BASE
(Results
1 - 15
of
15
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn10/
rv1_clk_mgr_clk.c
49
CLK_BASE
(mm ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
clk_mgr_internal.h
82
#define
CLK_BASE
(inst) \
86
.reg_name =
CLK_BASE
(mm ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_navi10_reg_init.c
54
adev->reg_offset[CLK_HWIP][i] = (const uint32_t *)(&(
CLK_BASE
.instance[i]));
amdgpu_navi12_reg_init.c
54
adev->reg_offset[CLK_HWIP][i] = (const uint32_t *)(&(
CLK_BASE
.instance[i]));
amdgpu_navi14_reg_init.c
54
adev->reg_offset[CLK_HWIP][i] = (const uint32_t *)(&(
CLK_BASE
.instance[i]));
amdgpu_vega10_reg_init.c
58
adev->reg_offset[CLK_HWIP][i] = (uint32_t *)(&(
CLK_BASE
.instance[i]));
amdgpu_vega20_reg_init.c
56
adev->reg_offset[CLK_HWIP][i] = (uint32_t *)(&(
CLK_BASE
.instance[i]));
/src/sys/external/bsd/drm2/dist/drm/amd/include/
navi10_ip_offset.h
45
static const struct IP_BASE
CLK_BASE
={ { { { 0x00016C00, 0x00016E00, 0x00017000, 0x00017200, 0x00017E00, 0x0001B000 } },
vega20_ip_offset.h
47
static const struct IP_BASE
CLK_BASE
={ { { { 0x00016C00, 0x00016E00, 0x00017000, 0x00017200, 0x0001B000, 0x0001B200 } },
navi12_ip_offset.h
48
static const struct IP_BASE
CLK_BASE
={ { { { 0x00016C00, 0x02401800, 0, 0, 0 } },
navi14_ip_offset.h
48
static const struct IP_BASE
CLK_BASE
={ { { { 0x00016C00, 0x02401800, 0, 0, 0 } },
renoir_ip_offset.h
55
static const struct IP_BASE
CLK_BASE
={ { { { 0x00016C00, 0x00016E00, 0x00017000, 0x00017E00, 0 } },
vega10_ip_offset.h
205
static const struct IP_BASE
CLK_BASE
= { { { { 0x00016C00, 0, 0, 0, 0 } },
arct_ip_offset.h
49
static const struct IP_BASE
CLK_BASE
={ { { { 0x000120C0, 0x00016C00, 0x00401800, 0, 0, 0 } },
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn21/
amdgpu_rn_clk_mgr.c
58
(
CLK_BASE
.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
Completed in 28 milliseconds
Indexes created Wed Oct 15 16:09:53 GMT 2025