Searched refs:PLL_GPLL (Results 1 - 25 of 36) sorted by relevance

12

/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/rockchip/
H A Drk3566-powkiddy-rgb10max3.dts20 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb30.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rk2023.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg353x.dtsi81 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg-arc.dtsi79 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg503.dts170 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3399-pinephone-pro.dts675 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP0_DIV>;
687 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP1_DIV>;
H A Drk3566-powkiddy-x55.dts351 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3399-gru-scarlet.dtsi368 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Drk3036-cru.h15 #define PLL_GPLL 3 macro
H A Drv1108-cru.h15 #define PLL_GPLL 2 macro
H A Drk3228-cru.h16 #define PLL_GPLL 4 macro
H A Drk3128-cru.h16 #define PLL_GPLL 4 macro
H A Drk3188-cru-common.h16 #define PLL_GPLL 4 macro
H A Drk3368-cru.h16 #define PLL_GPLL 5 macro
H A Dpx30-cru.h182 #define PLL_GPLL 1 macro
H A Drk3328-cru.h16 #define PLL_GPLL 4 macro
H A Drk3288-cru.h16 #define PLL_GPLL 4 macro
H A Drockchip,rk3576-cru.h23 #define PLL_GPLL 5 macro
H A Drockchip,rv1126-cru.h15 #define PLL_GPLL 1 macro
H A Drk3568-cru.h75 #define PLL_GPLL 4 macro
H A Drockchip,rk3588-cru.h23 #define PLL_GPLL 6 macro
H A Drk3399-cru.h17 #define PLL_GPLL 5 macro
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/rockchip/
H A Drk3066a.dtsi232 assigned-clocks = <&cru PLL_CPLL>, <&cru PLL_GPLL>,
H A Drk3188-bqedison2qc.dts227 assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,

Completed in 29 milliseconds

12