Searched refs:D0_CHANNEL_Y (Results 1 - 16 of 16) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di915_program.h143 #define D0_CHANNEL_Y (2<<10) macro
149 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
H A Di915_reg.h662 #define D0_CHANNEL_Y (2<<10) macro
668 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di915_program.h143 #define D0_CHANNEL_Y (2<<10) macro
149 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
H A Di915_reg.h662 #define D0_CHANNEL_Y (2<<10) macro
668 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel-old/dist/src/xvmc/
H A Di915_program.h143 #define D0_CHANNEL_Y (2<<10) macro
149 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.h213 #define D0_CHANNEL_Y (2<<10) macro
219 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
H A Di915_reg.h662 #define D0_CHANNEL_Y (2<<10) macro
668 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.h213 #define D0_CHANNEL_Y (2<<10) macro
219 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
H A Di915_reg.h662 #define D0_CHANNEL_Y (2<<10) macro
668 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di915_reg.h550 #define D0_CHANNEL_Y (2<<10) macro
556 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di915_reg.h550 #define D0_CHANNEL_Y (2<<10) macro
556 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen3_render.h665 #define D0_CHANNEL_Y (2<<10) macro
671 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
1060 #define D0_CHANNEL_Y (2<<10) macro
1066 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen3_render.h665 #define D0_CHANNEL_Y (2<<10) macro
671 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
1060 #define D0_CHANNEL_Y (2<<10) macro
1066 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di915_reg.h687 #define D0_CHANNEL_Y (2<<10) macro
693 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_reg.h678 #define D0_CHANNEL_Y (2<<10) macro
684 #define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/
H A Di915_reg.h655 #define D0_CHANNEL_Y (2 << 10) macro
661 #define D0_CHANNEL_XY (D0_CHANNEL_X | D0_CHANNEL_Y)

Completed in 37 milliseconds