Searched refs:PIPE_CONTROL_RENDER_TARGET_FLUSH (Results 1 - 25 of 51) sorted by relevance

123

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/
H A Dbrw_pipe_control.h54 PIPE_CONTROL_RENDER_TARGET_FLUSH = (1 << 13), enumerator in enum:pipe_control_flags
70 PIPE_CONTROL_RENDER_TARGET_FLUSH)
H A DgenX_pipe_control.c97 if (GEN_GEN == 6 && (flags & PIPE_CONTROL_RENDER_TARGET_FLUSH)) {
160 assert(!(flags & (PIPE_CONTROL_RENDER_TARGET_FLUSH |
188 if (flags & (PIPE_CONTROL_RENDER_TARGET_FLUSH |
216 PIPE_CONTROL_RENDER_TARGET_FLUSH)));
359 PIPE_CONTROL_RENDER_TARGET_FLUSH |
447 const uint32_t wa_bits = PIPE_CONTROL_RENDER_TARGET_FLUSH |
479 flags & PIPE_CONTROL_RENDER_TARGET_FLUSH;
487 pc.WriteCacheFlush = flags & PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Dgen8_depth_state.c149 brw->stencil_write_enabled ? PIPE_CONTROL_RENDER_TARGET_FLUSH : 0;
H A Dbrw_pipe_control.c357 int flags = PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Dbrw_program.c331 PIPE_CONTROL_RENDER_TARGET_FLUSH);
335 PIPE_CONTROL_RENDER_TARGET_FLUSH);
341 bits |= PIPE_CONTROL_RENDER_TARGET_FLUSH;
355 PIPE_CONTROL_RENDER_TARGET_FLUSH |
361 PIPE_CONTROL_RENDER_TARGET_FLUSH);
H A Dbrw_misc_state.c532 PIPE_CONTROL_RENDER_TARGET_FLUSH |
693 PIPE_CONTROL_RENDER_TARGET_FLUSH |
H A DgenX_blorp_exec.c291 PIPE_CONTROL_RENDER_TARGET_FLUSH |
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/
H A Dbrw_pipe_control.h54 PIPE_CONTROL_RENDER_TARGET_FLUSH = (1 << 13), enumerator in enum:pipe_control_flags
70 PIPE_CONTROL_RENDER_TARGET_FLUSH)
H A DgenX_pipe_control.c97 if (GFX_VER == 6 && (flags & PIPE_CONTROL_RENDER_TARGET_FLUSH)) {
162 assert(!(flags & (PIPE_CONTROL_RENDER_TARGET_FLUSH |
190 if (flags & (PIPE_CONTROL_RENDER_TARGET_FLUSH |
218 PIPE_CONTROL_RENDER_TARGET_FLUSH)));
363 PIPE_CONTROL_RENDER_TARGET_FLUSH |
451 const uint32_t wa_bits = PIPE_CONTROL_RENDER_TARGET_FLUSH |
483 flags & PIPE_CONTROL_RENDER_TARGET_FLUSH;
491 pc.WriteCacheFlush = flags & PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Dgfx8_depth_state.c149 brw->stencil_write_enabled ? PIPE_CONTROL_RENDER_TARGET_FLUSH : 0;
H A Dbrw_pipe_control.c361 int flags = PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Dbrw_program.c370 PIPE_CONTROL_RENDER_TARGET_FLUSH);
374 PIPE_CONTROL_RENDER_TARGET_FLUSH);
380 bits |= PIPE_CONTROL_RENDER_TARGET_FLUSH;
394 PIPE_CONTROL_RENDER_TARGET_FLUSH |
400 PIPE_CONTROL_RENDER_TARGET_FLUSH);
H A Dbrw_misc_state.c531 PIPE_CONTROL_RENDER_TARGET_FLUSH |
782 PIPE_CONTROL_RENDER_TARGET_FLUSH |
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/
H A Dcrocus_pipe_control.c214 int flags = PIPE_CONTROL_RENDER_TARGET_FLUSH;
287 PIPE_CONTROL_RENDER_TARGET_FLUSH |
313 PIPE_CONTROL_RENDER_TARGET_FLUSH |
353 PIPE_CONTROL_RENDER_TARGET_FLUSH;
360 bits |= PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Dcrocus_fine_fence.c74 PIPE_CONTROL_RENDER_TARGET_FLUSH |
H A Dcrocus_resolve.c422 PIPE_CONTROL_RENDER_TARGET_FLUSH |
553 PIPE_CONTROL_RENDER_TARGET_FLUSH);
564 PIPE_CONTROL_RENDER_TARGET_FLUSH);
668 PIPE_CONTROL_RENDER_TARGET_FLUSH |
H A Dcrocus_context.h247 PIPE_CONTROL_RENDER_TARGET_FLUSH = (1 << 13), enumerator in enum:pipe_control_flags
265 PIPE_CONTROL_RENDER_TARGET_FLUSH)
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/
H A Diris_pipe_control.c191 [IRIS_DOMAIN_RENDER_WRITE] = PIPE_CONTROL_RENDER_TARGET_FLUSH,
199 [IRIS_DOMAIN_RENDER_WRITE] = PIPE_CONTROL_RENDER_TARGET_FLUSH,
298 PIPE_CONTROL_RENDER_TARGET_FLUSH |
319 PIPE_CONTROL_RENDER_TARGET_FLUSH |
356 PIPE_CONTROL_RENDER_TARGET_FLUSH |
H A Diris_fine_fence.c68 PIPE_CONTROL_RENDER_TARGET_FLUSH |
H A Diris_blit.c544 PIPE_CONTROL_RENDER_TARGET_FLUSH,
748 PIPE_CONTROL_RENDER_TARGET_FLUSH,
H A Diris_context.h327 PIPE_CONTROL_RENDER_TARGET_FLUSH = (1 << 13), enumerator in enum:pipe_control_flags
347 PIPE_CONTROL_RENDER_TARGET_FLUSH)
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/
H A Diris_pipe_control.c160 PIPE_CONTROL_RENDER_TARGET_FLUSH |
193 PIPE_CONTROL_RENDER_TARGET_FLUSH;
H A Diris_clear.c255 iris_emit_end_of_pipe_sync(batch, PIPE_CONTROL_RENDER_TARGET_FLUSH);
280 iris_emit_end_of_pipe_sync(batch, PIPE_CONTROL_RENDER_TARGET_FLUSH);
H A Diris_context.h205 PIPE_CONTROL_RENDER_TARGET_FLUSH = (1 << 13), enumerator in enum:pipe_control_flags
222 PIPE_CONTROL_RENDER_TARGET_FLUSH)
H A Diris_blorp.c279 PIPE_CONTROL_RENDER_TARGET_FLUSH |

Completed in 106 milliseconds

123