| /xsrc/external/mit/xf86-video-intel/dist/xvmc/ |
| H A D | i915_program.h | 146 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| H A D | i915_reg.h | 665 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/ |
| H A D | i915_program.h | 146 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| H A D | i915_reg.h | 665 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel-old/dist/src/xvmc/ |
| H A D | i915_program.h | 146 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel/dist/src/uxa/ |
| H A D | i915_3d.h | 216 #define D0_CHANNEL_ALL (0xf<<10) macro
362 ((REG_TYPE(reg) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0)); \
|
| H A D | i915_reg.h | 665 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/ |
| H A D | i915_3d.h | 216 #define D0_CHANNEL_ALL (0xf<<10) macro
362 ((REG_TYPE(reg) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0)); \
|
| H A D | i915_reg.h | 665 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/ |
| H A D | i915_fpc_translate.c | 62 D0_CHANNEL_ALL),
200 src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_ALL);
205 src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
221 src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_ALL);
|
| H A D | i915_reg.h | 681 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel-old/dist/src/ |
| H A D | i915_3d.h | 226 op.ui[0] |= D0_CHANNEL_ALL;
|
| H A D | i915_reg.h | 690 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/ |
| H A D | i915_fragprog.c | 118 src = i915_emit_decl(p, REG_TYPE_T, p->wpos_tex, D0_CHANNEL_ALL);
121 src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
143 D0_CHANNEL_ALL);
158 D0_CHANNEL_ALL);
|
| H A D | i915_reg.h | 553 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/ |
| H A D | i915_fragprog.c | 118 src = i915_emit_decl(p, REG_TYPE_T, p->wpos_tex, D0_CHANNEL_ALL);
121 src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
143 D0_CHANNEL_ALL);
158 D0_CHANNEL_ALL);
|
| H A D | i915_reg.h | 553 #define D0_CHANNEL_ALL (0xf<<10) macro
|
| /xsrc/external/mit/xf86-video-intel/dist/src/sna/ |
| H A D | gen3_render.h | 668 #define D0_CHANNEL_ALL (0xf<<10) macro
1063 #define D0_CHANNEL_ALL (0xf<<10) macro
1209 ((REG_TYPE(reg) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0)); \
|
| /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/ |
| H A D | gen3_render.h | 668 #define D0_CHANNEL_ALL (0xf<<10) macro
1063 #define D0_CHANNEL_ALL (0xf<<10) macro
1209 ((REG_TYPE(reg) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0)); \
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/ |
| H A D | i915_fpc_translate.c | 173 D0_CHANNEL_ALL);
178 src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
|
| H A D | i915_reg.h | 658 #define D0_CHANNEL_ALL (0xf << 10) macro
|