Searched refs:T0_SAMPLER_NR_SHIFT (Results 1 - 21 of 21) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di915_program.h191 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
256 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg) << T0_SAMPLER_NR_SHIFT)
H A Di915_reg.h639 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di915_program.h191 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
256 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg) << T0_SAMPLER_NR_SHIFT)
H A Di915_reg.h639 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/xvmc/
H A Di915_program.h191 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
257 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg) << T0_SAMPLER_NR_SHIFT)
/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.h190 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
372 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
383 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
H A Di915_reg.h639 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.h190 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
372 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
383 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
H A Di915_reg.h639 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen3_render.h642 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
1037 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
1219 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
1230 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen3_render.h642 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
1037 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
1219 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
1230 (REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT)); \
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_fpc.h165 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg)<<T0_SAMPLER_NR_SHIFT)
H A Di915_reg.h655 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/
H A Di915_fpc.h154 #define T0_SAMPLER(reg) (GET_UREG_NR(reg) << T0_SAMPLER_NR_SHIFT)
H A Di915_reg.h631 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di915_3d.h259 op.ui[0] |= REG_NR(sampler_reg) << T0_SAMPLER_NR_SHIFT;
H A Di915_reg.h664 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di915_reg.h527 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
H A Di915_program.c53 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg)<<T0_SAMPLER_NR_SHIFT)
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di915_reg.h527 #define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */ macro
H A Di915_program.c53 #define T0_SAMPLER( reg ) (GET_UREG_NR(reg)<<T0_SAMPLER_NR_SHIFT)

Completed in 42 milliseconds