Searched refs:T1_ADDRESS_REG_NR_SHIFT (Results 1 - 25 of 25) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di915_program.h196 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
257 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg) << T1_ADDRESS_REG_NR_SHIFT) | \
H A Di915_reg.h644 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di915_program.h196 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
257 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg) << T1_ADDRESS_REG_NR_SHIFT) | \
H A Di915_reg.h644 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/xvmc/
H A Di915_program.h196 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
258 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg) << T1_ADDRESS_REG_NR_SHIFT) | \
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_debug_fp.c304 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
317 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
H A Di915_fpc.h166 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg)<<T1_ADDRESS_REG_NR_SHIFT) | \
H A Di915_reg.h660 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/
H A Di915_debug_fp.c230 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
240 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
H A Di915_fpc.h156 ((GET_UREG_NR(reg) << T1_ADDRESS_REG_NR_SHIFT) | \
H A Di915_reg.h636 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.h195 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
374 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
385 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
H A Di915_reg.h644 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.h195 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
374 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
385 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
H A Di915_reg.h644 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di915_debug_fp.c286 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
H A Di915_reg.h532 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
H A Di915_program.c54 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg)<<T1_ADDRESS_REG_NR_SHIFT) | \
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di915_debug_fp.c289 (program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
H A Di915_reg.h532 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
H A Di915_program.c54 #define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg)<<T1_ADDRESS_REG_NR_SHIFT) | \
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen3_render.h647 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
1042 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
1221 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
1232 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen3_render.h647 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
1042 #define T1_ADDRESS_REG_NR_SHIFT 17 macro
1221 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
1232 (REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT)); \
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di915_3d.h261 op.ui[1] |= REG_NR(address_reg) << T1_ADDRESS_REG_NR_SHIFT;
H A Di915_reg.h669 #define T1_ADDRESS_REG_NR_SHIFT 17 macro

Completed in 52 milliseconds