Searched refs:CLK_TOP_PWM_SEL (Results 1 - 19 of 19) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Dmt7986-clk.h56 #define CLK_TOP_PWM_SEL 31 macro
H A Dmt7629-clk.h89 #define CLK_TOP_PWM_SEL 77 macro
H A Dmt8516-clk.h190 #define CLK_TOP_PWM_SEL 156 macro
H A Dmediatek,mt7981-clk.h96 #define CLK_TOP_PWM_SEL 81 macro
H A Dmt6765-clk.h158 #define CLK_TOP_PWM_SEL 121 macro
H A Dmt7622-clk.h74 #define CLK_TOP_PWM_SEL 60 macro
H A Dmt8173-clk.h98 #define CLK_TOP_PWM_SEL 86 macro
H A Dmediatek,mt6795-clk.h96 #define CLK_TOP_PWM_SEL 83 macro
H A Dmediatek,mt7988-clk.h76 #define CLK_TOP_PWM_SEL 46 macro
H A Dmt2701-clk.h96 #define CLK_TOP_PWM_SEL 83 macro
H A Dmt2712-clk.h135 #define CLK_TOP_PWM_SEL 102 macro
H A Dmt8192-clk.h68 #define CLK_TOP_PWM_SEL 54 macro
H A Dmediatek,mt8365-clk.h101 #define CLK_TOP_PWM_SEL 89 macro
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/mediatek/
H A Dmt7629.dtsi247 clocks = <&topckgen CLK_TOP_PWM_SEL>,
251 assigned-clocks = <&topckgen CLK_TOP_PWM_SEL>;
H A Dmt7623.dtsi423 clocks = <&topckgen CLK_TOP_PWM_SEL>,
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/mediatek/
H A Dmt7986a.dtsi202 clocks = <&topckgen CLK_TOP_PWM_SEL>,
H A Dmt7622.dtsi439 clocks = <&topckgen CLK_TOP_PWM_SEL>,
H A Dmt6795.dtsi604 clocks = <&topckgen CLK_TOP_PWM_SEL>,
H A Dmt2712e.dtsi482 clocks = <&topckgen CLK_TOP_PWM_SEL>,

Completed in 20 milliseconds