HomeSort by: relevance | last modified time | path
    Searched defs:clk_parent (Results 1 - 23 of 23) sorted by relevancy

  /src/sys/arch/arm/sunxi/
sunxi_ccu_div.c 106 struct sunxi_ccu_clk *clk_parent; local in function:sunxi_ccu_div_select_parent
117 clk_parent = sunxi_ccu_clock_find(sc, pname);
118 if (clk_parent == NULL)
120 const u_int rate = clk_get_rate(&clk_parent->base);
124 best_parent = &clk_parent->base;
sun8i_a23_apbclk.c 172 struct clk *clk_parent = clk_get_parent(clk); local in function:sun8i_a23_apbclk_get_rate
177 return clk_get_rate(clk_parent) / (div + 1);
sun9i_a80_cpusclk.c 173 struct clk *clk_parent = clk_get_parent(clk); local in function:sun9i_a80_cpusclk_get_rate
181 rate = clk_get_rate(clk_parent) / (clk_ratio + 1);
sunxi_ccu.c 262 struct sunxi_ccu_clk *clk_parent; local in function:sunxi_ccu_clock_get_parent
272 clk_parent = sunxi_ccu_clock_find(sc, parent);
273 if (clk_parent != NULL)
274 return &clk_parent->base;
sunxi_gmacclk.c 200 struct clk *clk_parent = clk_get_parent(clk); local in function:sunxi_gmacclk_get_rate
202 return clk_get_rate(clk_parent);
  /src/sys/arch/arm/nxp/
imx_ccm.c 200 struct imx_ccm_clk *clk_parent; local in function:imx_ccm_clock_get_parent
210 clk_parent = imx_ccm_clock_find(sc, parent);
211 if (clk_parent != NULL)
212 return &clk_parent->base;
imx_ccm_composite.c 98 struct clk *clk_parent; local in function:imx_ccm_composite_set_rate
104 clk_parent = clk_get_parent(&clk->base);
105 if (clk_parent == NULL)
107 return clk_set_rate(clk_parent, rate);
122 clk_parent = &rclk_parent->base;
124 clk_parent = fdtbus_clock_byname(composite->parents[mux]);
125 if (clk_parent == NULL)
128 const u_int prate = clk_get_rate(clk_parent);
imx6_ccm.c 99 struct clk *clk_parent = clk_get_parent(clk); local in function:imx6ccm_attach_common
100 const char *parent_str = clk_parent ? clk_parent->name : "none";
138 struct clk *clk_parent; local in function:imxccm_init_clocks
143 clk_parent = clk_get(&sc->sc_clkdom, imxccm_init_parents[n].parent);
144 KASSERT(clk_parent != NULL);
146 int error = clk_set_parent(clk, clk_parent);
150 clk->name, clk_parent->name, error);
152 clk_put(clk_parent);
  /src/sys/arch/arm/rockchip/
rk_cru_composite.c 120 struct clk *clk_parent; local in function:rk_cru_composite_set_rate_frac
122 clk_parent = clk_get_parent(&clk->base);
123 if (clk_parent == NULL)
126 const u_int prate = clk_get_rate(clk_parent);
145 struct clk *clk_parent; local in function:rk_cru_composite_set_rate
150 clk_parent = clk_get_parent(&clk->base);
151 if (clk_parent == NULL)
153 return clk_set_rate(clk_parent, rate);
173 clk_parent = &rclk_parent->base;
175 clk_parent = fdtbus_clock_byname(composite->parents[mux])
    [all...]
rk_cru.c 252 struct rk_cru_clk *clk_parent; local in function:rk_cru_clock_get_parent
262 clk_parent = rk_cru_clock_find(sc, parent);
263 if (clk_parent != NULL)
264 return &clk_parent->base;
  /src/sys/dev/clk/
clk.c 107 struct clk *clk, *clk_parent; local in function:clk_sysctl_parent_helper
112 clk_parent = clk_get_parent(clk);
113 if (clk_parent && clk_parent->name)
114 node.sysctl_data = __UNCONST(clk_parent->name);
125 struct clk *clk, *clk_parent; local in function:clk_sysctl_parent_domain_helper
130 clk_parent = clk_get_parent(clk);
131 if (clk_parent && clk_parent->domain && clk_parent->domain->name
    [all...]
  /src/sys/arch/arm/amlogic/
meson_clk.c 263 struct meson_clk_clk *clk_parent; local in function:meson_clk_clock_get_parent
273 clk_parent = meson_clk_clock_find(sc, parent);
274 if (clk_parent != NULL)
275 return &clk_parent->base;
  /src/sys/arch/arm/ti/
ti_div_clock.c 157 struct clk *clk_parent = clk_get_parent(clk); local in function:ti_div_clock_get_rate
162 if (clk_parent == NULL)
191 parent_rate = clk_get_rate(clk_parent);
ti_mux_clock.c 174 struct clk *clk_parent = clk_get_parent(clk); local in function:ti_mux_clock_get_rate
176 if (clk_parent == NULL)
179 return clk_get_rate(clk_parent);
ti_prcm.c 157 struct ti_prcm_clk *clk_parent; local in function:ti_prcm_clock_get_parent
167 clk_parent = ti_prcm_clock_find(sc, parent);
168 if (clk_parent != NULL)
169 return &clk_parent->base;
ti_dpll_clock.c 224 struct clk *clk_parent = clk_get_parent(clk); local in function:ti_dpll_clock_get_rate
228 if (clk_parent == NULL)
235 parent_rate = clk_get_rate(clk_parent);
253 struct clk *clk_parent = clk_get_parent(clk); local in function:am3_dpll_clock_set_rate
257 if (clk_parent == NULL)
260 parent_rate = clk_get_rate(clk_parent);
295 struct clk *clk_parent = clk_get_parent(clk); local in function:omap3_dpll_clock_set_rate
299 if (clk_parent == NULL)
302 parent_rate = clk_get_rate(clk_parent);
334 struct clk *clk_parent = clk_get_parent(clk) local in function:omap3_dpll_core_clock_get_rate
    [all...]
  /src/sys/dev/fdt/
fdt_clock.c 227 struct clk *clk, *clk_parent; local in function:fdtbus_clock_assign
246 clk_parent = fdtbus_clock_get_index_prop(phandle, index, "assigned-clock-parents");
247 if (clk_parent != NULL) {
248 error = clk_set_parent(clk, clk_parent);
251 clk->name, clk_parent->name, error);
  /src/sys/arch/arm/nvidia/
tegra_drm.h 102 struct clk *clk_parent; member in struct:tegra_crtc
tegra124_car.c 803 struct clk *clk, *clk_parent; local in function:tegra124_car_parent_init
810 clk_parent = clk_get(&sc->sc_clkdom,
812 KASSERT(clk_parent != NULL);
814 error = clk_set_parent(clk, clk_parent);
818 clk->name, clk_parent->name, error);
820 clk_put(clk_parent);
1056 struct clk *clk_parent; local in function:tegra124_car_clock_set_rate_pll
1059 clk_parent = tegra124_car_clock_get_parent(sc, TEGRA_CLK_BASE(tclk));
1060 if (clk_parent == NULL)
1062 const u_int rate_parent = tegra124_car_clock_get_rate(sc, clk_parent);
1211 struct clk *clk_parent; local in function:tegra124_car_clock_get_rate_fixed_div
1238 struct clk *clk_parent; local in function:tegra124_car_clock_get_rate_div
1285 struct clk *clk_parent; local in function:tegra124_car_clock_set_rate_div
1404 struct clk *clk_parent; local in function:tegra124_car_clock_get_rate
1430 struct clk *clk_parent; local in function:tegra124_car_clock_set_rate
1459 struct clk *clk_parent; local in function:tegra124_car_clock_enable
    [all...]
tegra210_car.c 805 struct clk *clk_parent = clk_get_parent(clk); local in function:tegra210_car_attach
807 clk_parent ? clk_parent->name : "none");
825 struct clk *clk, *clk_parent; local in function:tegra210_car_parent_init
834 clk_parent = clk_get(&sc->sc_clkdom,
836 KASSERT(clk_parent != NULL);
838 error = clk_set_parent(clk, clk_parent);
842 clk->name, clk_parent->name, error);
844 clk_put(clk_parent);
1184 struct clk *clk_parent; local in function:tegra210_car_clock_set_rate_pll
1317 struct clk *clk_parent; local in function:tegra210_car_clock_get_rate_fixed_div
1334 struct clk *clk_parent; local in function:tegra210_car_clock_get_rate_div
1389 struct clk *clk_parent; local in function:tegra210_car_clock_set_rate_div
1494 struct clk *clk_parent; local in function:tegra210_car_clock_get_rate
1520 struct clk *clk_parent; local in function:tegra210_car_clock_set_rate
1549 struct clk *clk_parent; local in function:tegra210_car_clock_enable
    [all...]
  /src/sys/arch/riscv/starfive/
jh71x0_clkc.c 70 struct clk *clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_fixed_factor_get_parent_rate
71 if (clk_parent == NULL)
74 return clk_get_rate(clk_parent);
99 struct clk *clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_fixed_factor_set_parent_rate
100 if (clk_parent == NULL)
103 return clk_set_rate(clk_parent, rate);
222 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_div_get_rate
224 if (clk_parent == NULL)
227 u_int rate = clk_get_rate(clk_parent);
245 struct clk * const clk_parent = clk_get_parent(clk) local in function:jh71x0_clkc_div_set_rate
291 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_fracdiv_get_rate
316 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_fracdiv_set_rate
411 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_muxdiv_get_rate
434 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_muxdiv_set_rate
544 struct clk *clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_set_rate
569 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_get_rate
586 struct clk * const clk_parent = clk_get_parent(clk); local in function:jh71x0_clkc_enable
    [all...]
  /src/sys/arch/arm/samsung/
exynos5410_clock.c 524 struct clk *clk_parent; local in function:exynos5410_clock_print
545 clk_parent = exynos5410_clock_get_parent(sc, &eclk->base);
546 eclk_parent = (struct exynos_clk *)clk_parent;
580 struct exynos_clk *clk_parent; local in function:exynos5410_clock_get_rate_pll
584 clk_parent = exynos5410_clock_find(eclk->parent);
585 KASSERT(clk_parent != NULL);
587 &clk_parent->base);
650 struct clk *clk_parent; local in function:exynos5410_clock_get_rate_div
654 clk_parent = exynos5410_clock_get_parent(sc, &eclk->base);
655 const u_int parent_rate = exynos5410_clock_get_rate(sc, clk_parent);
668 struct clk *clk_parent; local in function:exynos5410_clock_set_rate_div
746 struct clk *clk_parent; local in function:exynos5410_clock_get_rate
    [all...]
exynos5422_clock.c 701 struct clk *clk_parent; local in function:exynos5422_clock_print
722 clk_parent = exynos5422_clock_get_parent(sc, &eclk->base);
723 eclk_parent = (struct exynos_clk *)clk_parent;
757 struct exynos_clk *clk_parent; local in function:exynos5422_clock_get_rate_pll
761 clk_parent = exynos5422_clock_find(eclk->parent);
762 KASSERT(clk_parent != NULL);
764 &clk_parent->base);
827 struct clk *clk_parent; local in function:exynos5422_clock_get_rate_div
831 clk_parent = exynos5422_clock_get_parent(sc, &eclk->base);
832 const u_int parent_rate = exynos5422_clock_get_rate(sc, clk_parent);
845 struct clk *clk_parent; local in function:exynos5422_clock_set_rate_div
923 struct clk *clk_parent; local in function:exynos5422_clock_get_rate
    [all...]

Completed in 43 milliseconds