Searched refs:surf (Results 1 - 25 of 401) sorted by relevance

1234567891011>>

/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/etnaviv/
H A Detnaviv_surface.c46 struct etna_surface *surf = CALLOC_STRUCT(etna_surface); local in function:etna_create_surface
48 if (!surf)
56 surf->base.context = pctx;
58 pipe_reference_init(&surf->base.reference, 1);
59 pipe_resource_reference(&surf->base.texture, &rsc->base);
75 surf->base.texture = &rsc->base;
76 surf->base.format = rsc->base.format;
77 surf->base.width = rsc->levels[level].width;
78 surf->base.height = rsc->levels[level].height;
79 surf
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/intel/isl/tests/
H A Disl_surf_get_image_offset_test.c55 t_assert_image_alignment_el(const struct isl_surf *surf, argument
60 align_el = isl_surf_get_image_alignment_el(surf);
68 t_assert_image_alignment_sa(const struct isl_surf *surf, argument
73 align_sa = isl_surf_get_image_alignment_sa(surf);
81 t_assert_offset_el(const struct isl_surf *surf, argument
89 isl_surf_get_image_offset_el(surf, level, logical_array_layer,
97 t_assert_phys_level0_sa(const struct isl_surf *surf, uint32_t width, argument
100 t_assert_extent4d(&surf->phys_level0_sa, width, height, depth, array_len);
104 t_assert_gen4_3d_layer(const struct isl_surf *surf, argument
114 t_assert_offset_el(surf, leve
133 struct isl_surf surf; local in function:test_bdw_2d_r8g8b8a8_unorm_512x512_array01_samples01_noaux_tiley0
181 struct isl_surf surf; local in function:test_bdw_2d_r8g8b8a8_unorm_1024x1024_array06_samples01_noaux_tiley0
242 struct isl_surf surf; local in function:test_bdw_3d_r8g8b8a8_unorm_256x256x256_levels09_tiley0
[all...]
/xsrc/external/mit/MesaLib/dist/src/intel/isl/tests/
H A Disl_surf_get_image_offset_test.c55 t_assert_image_alignment_el(const struct isl_surf *surf, argument
60 align_el = isl_surf_get_image_alignment_el(surf);
68 t_assert_image_alignment_sa(const struct isl_surf *surf, argument
73 align_sa = isl_surf_get_image_alignment_sa(surf);
81 t_assert_offset_el(const struct isl_surf *surf, argument
89 isl_surf_get_image_offset_el(surf, level, logical_array_layer,
97 t_assert_phys_level0_sa(const struct isl_surf *surf, uint32_t width, argument
100 t_assert_extent4d(&surf->phys_level0_sa, width, height, depth, array_len);
104 t_assert_gfx4_3d_layer(const struct isl_surf *surf, argument
114 t_assert_offset_el(surf, leve
133 struct isl_surf surf; local in function:test_bdw_2d_r8g8b8a8_unorm_512x512_array01_samples01_noaux_tiley0
181 struct isl_surf surf; local in function:test_bdw_2d_r8g8b8a8_unorm_1024x1024_array06_samples01_noaux_tiley0
242 struct isl_surf surf; local in function:test_bdw_3d_r8g8b8a8_unorm_256x256x256_levels09_tiley0
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/egl/main/
H A Deglsurface.h177 _eglInitSurface(_EGLSurface *surf, _EGLDisplay *disp, EGLint type,
182 _eglQuerySurface(_EGLDriver *drv, _EGLDisplay *disp, _EGLSurface *surf, EGLint attribute, EGLint *value);
186 _eglSurfaceAttrib(_EGLDriver *drv, _EGLDisplay *disp, _EGLSurface *surf, EGLint attribute, EGLint value);
190 _eglBindTexImage(_EGLDriver *drv, _EGLDisplay *disp, _EGLSurface *surf, EGLint buffer);
193 _eglReleaseTexImage(_EGLDriver *drv, _EGLDisplay *disp, _EGLSurface *surf, EGLint buffer);
197 _eglSwapInterval(_EGLDriver *drv, _EGLDisplay *disp, _EGLSurface *surf, EGLint interval);
200 _eglSurfaceHasMutableRenderBuffer(_EGLSurface *surf);
203 _eglSurfaceInSharedBufferMode(_EGLSurface *surf);
209 _eglGetSurface(_EGLSurface *surf) argument
211 if (surf)
221 _eglPutSurface(_EGLSurface * surf) argument
232 _eglLinkSurface(_EGLSurface * surf) argument
244 _eglUnlinkSurface(_EGLSurface * surf) argument
257 _EGLSurface *surf = (_EGLSurface *) surface; local in function:_eglLookupSurface
268 _eglGetSurfaceHandle(_EGLSurface * surf) argument
[all...]
H A Deglsurface.c54 _eglParseSurfaceAttribList(_EGLSurface *surf, const EGLint *attrib_list) argument
56 _EGLDisplay *disp = surf->Resource.Display;
57 EGLint type = surf->Type;
89 surf->GLColorspace = val;
96 surf->HdrMetadata.display_primary_r.x = val;
103 surf->HdrMetadata.display_primary_r.y = val;
110 surf->HdrMetadata.display_primary_g.x = val;
117 surf->HdrMetadata.display_primary_g.y = val;
124 surf->HdrMetadata.display_primary_b.x = val;
131 surf
336 _eglInitSurface(_EGLSurface * surf,_EGLDisplay * disp,EGLint type,_EGLConfig * conf,const EGLint * attrib_list) argument
748 _eglReleaseTexImage(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,EGLint buffer) argument
785 _eglSwapInterval(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,EGLint interval) argument
792 _eglSurfaceHasMutableRenderBuffer(_EGLSurface * surf) argument
800 _eglSurfaceInSharedBufferMode(_EGLSurface * surf) argument
[all...]
/xsrc/external/mit/MesaLib/dist/src/egl/main/
H A Deglsurface.h183 _eglInitSurface(_EGLSurface *surf, _EGLDisplay *disp, EGLint type,
189 _eglQuerySurface(_EGLDisplay *disp, _EGLSurface *surf, EGLint attribute, EGLint *value);
193 _eglSurfaceAttrib(_EGLDisplay *disp, _EGLSurface *surf, EGLint attribute, EGLint value);
197 _eglBindTexImage(_EGLDisplay *disp, _EGLSurface *surf, EGLint buffer);
200 _eglReleaseTexImage(_EGLDisplay *disp, _EGLSurface *surf, EGLint buffer);
204 _eglSurfaceHasMutableRenderBuffer(_EGLSurface *surf);
207 _eglSurfaceInSharedBufferMode(_EGLSurface *surf);
213 _eglGetSurface(_EGLSurface *surf) argument
215 if (surf)
216 _eglGetResource(&surf
225 _eglPutSurface(_EGLSurface * surf) argument
236 _eglLinkSurface(_EGLSurface * surf) argument
248 _eglUnlinkSurface(_EGLSurface * surf) argument
261 _EGLSurface *surf = (_EGLSurface *) surface; local in function:_eglLookupSurface
272 _eglGetSurfaceHandle(_EGLSurface * surf) argument
[all...]
H A Deglsurface.c54 _eglParseSurfaceAttribList(_EGLSurface *surf, const EGLint *attrib_list) argument
56 _EGLDisplay *disp = surf->Resource.Display;
57 EGLint type = surf->Type;
89 surf->GLColorspace = val;
96 surf->HdrMetadata.display_primary_r.x = val;
103 surf->HdrMetadata.display_primary_r.y = val;
110 surf->HdrMetadata.display_primary_g.x = val;
117 surf->HdrMetadata.display_primary_g.y = val;
124 surf->HdrMetadata.display_primary_b.x = val;
131 surf
359 _eglInitSurface(_EGLSurface * surf,_EGLDisplay * disp,EGLint type,_EGLConfig * conf,const EGLint * attrib_list,void * native_surface) argument
785 _eglReleaseTexImage(_EGLDisplay * disp,_EGLSurface * surf,EGLint buffer) argument
820 _eglSurfaceHasMutableRenderBuffer(_EGLSurface * surf) argument
828 _eglSurfaceInSharedBufferMode(_EGLSurface * surf) argument
[all...]
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/etnaviv/
H A Detnaviv_surface.c83 struct etna_surface *surf = CALLOC_STRUCT(etna_surface); local in function:etna_create_surface
85 if (!surf)
93 surf->base.context = pctx;
95 pipe_reference_init(&surf->base.reference, 1);
96 pipe_resource_reference(&surf->base.texture, &rsc->base);
97 pipe_resource_reference(&surf->prsc, prsc);
115 surf->base.format = templat->format;
116 surf->base.width = rsc->levels[level].width;
117 surf->base.height = rsc->levels[level].height;
118 surf
[all...]
/xsrc/external/mit/libdrm/dist/radeon/
H A Dradeon_surface.c96 struct radeon_surface *surf);
98 struct radeon_surface *surf);
167 static void surf_minify(struct radeon_surface *surf, argument
173 surflevel->npix_x = mip_minify(surf->npix_x, level);
174 surflevel->npix_y = mip_minify(surf->npix_y, level);
175 surflevel->npix_z = mip_minify(surf->npix_z, level);
176 surflevel->nblk_x = (surflevel->npix_x + surf->blk_w - 1) / surf->blk_w;
177 surflevel->nblk_y = (surflevel->npix_y + surf->blk_h - 1) / surf
266 r6_surface_init_linear(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,uint64_t offset,unsigned start_level) argument
300 r6_surface_init_linear_aligned(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,uint64_t offset,unsigned start_level) argument
328 r6_surface_init_1d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,uint64_t offset,unsigned start_level) argument
361 r6_surface_init_2d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,uint64_t offset,unsigned start_level) argument
404 r6_surface_init(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
474 r6_surface_best(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
570 eg_surf_minify(struct radeon_surface * surf,struct radeon_surface_level * surflevel,unsigned bpe,unsigned level,unsigned slice_pt,unsigned mtilew,unsigned mtileh,unsigned mtileb,uint64_t offset) argument
611 eg_surface_init_1d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,struct radeon_surface_level * level,unsigned bpe,uint64_t offset,unsigned start_level) argument
652 eg_surface_init_2d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,struct radeon_surface_level * level,unsigned bpe,unsigned tile_split,uint64_t offset,unsigned start_level) argument
705 eg_surface_sanity(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned mode) argument
788 eg_surface_init_1d_miptrees(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
810 eg_surface_init_2d_miptrees(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
833 eg_surface_init(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
908 eg_surface_best(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
1286 si_surface_sanity(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned mode,unsigned * tile_mode,unsigned * stencil_tile_mode) argument
1421 si_surf_minify(struct radeon_surface * surf,struct radeon_surface_level * surflevel,unsigned bpe,unsigned level,uint32_t xalign,uint32_t yalign,uint32_t zalign,uint32_t slice_align,uint64_t offset) argument
1469 si_surf_minify_2d(struct radeon_surface * surf,struct radeon_surface_level * surflevel,unsigned bpe,unsigned level,unsigned slice_pt,uint32_t xalign,uint32_t yalign,uint32_t zalign,unsigned mtileb,uint64_t offset) argument
1517 si_surface_init_linear_aligned(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned tile_mode,uint64_t offset,unsigned start_level) argument
1550 si_surface_init_1d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,struct radeon_surface_level * level,unsigned bpe,unsigned tile_mode,uint64_t offset,unsigned start_level) argument
1599 si_surface_init_1d_miptrees(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned tile_mode,unsigned stencil_tile_mode) argument
1617 si_surface_init_2d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,struct radeon_surface_level * level,unsigned bpe,unsigned tile_mode,unsigned num_pipes,unsigned num_banks,unsigned tile_split,uint64_t offset,unsigned start_level) argument
1701 si_surface_init_2d_miptrees(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned tile_mode,unsigned stencil_tile_mode) argument
1725 si_surface_init(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
1785 si_surface_best(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
2116 cik_surface_sanity(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned mode,unsigned * tile_mode,unsigned * stencil_tile_mode) argument
2215 cik_surface_init_2d(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,struct radeon_surface_level * level,unsigned bpe,unsigned tile_mode,unsigned tile_split,unsigned num_pipes,unsigned num_banks,uint64_t offset,unsigned start_level) argument
2304 cik_surface_init_2d_miptrees(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned tile_mode,unsigned stencil_tile_mode) argument
2330 cik_surface_init(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
2390 cik_surface_best(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
2467 radeon_surface_sanity(struct radeon_surface_manager * surf_man,struct radeon_surface * surf,unsigned type,unsigned mode) argument
2536 radeon_surface_init(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
2553 radeon_surface_best(struct radeon_surface_manager * surf_man,struct radeon_surface * surf) argument
[all...]
/xsrc/external/mit/MesaLib/dist/src/amd/common/
H A Dac_surface.c125 const struct radeon_surf *surf)
150 return (!surf->u.gfx9.color.dcc.independent_64B_blocks &&
151 surf->u.gfx9.color.dcc.independent_128B_blocks &&
152 surf->u.gfx9.color.dcc.max_compressed_block_size == V_028C78_MAX_BLOCK_SIZE_128B) ||
154 surf->u.gfx9.color.dcc.independent_64B_blocks &&
155 surf->u.gfx9.color.dcc.independent_128B_blocks &&
156 surf->u.gfx9.color.dcc.max_compressed_block_size == V_028C78_MAX_BLOCK_SIZE_64B);
168 ac_modifier_fill_dcc_params(uint64_t modifier, struct radeon_surf *surf, argument
185 surf->u.gfx9.color.dcc.independent_64B_blocks = AMD_FMT_MOD_GET(DCC_INDEPENDENT_64B, modifier);
186 surf
124 ac_surface_supports_dcc_image_stores(enum chip_class chip_class,const struct radeon_surf * surf) argument
570 gfx6_compute_level(ADDR_HANDLE addrlib,const struct ac_surf_config * config,struct radeon_surf * surf,bool is_stencil,unsigned level,bool compressed,ADDR_COMPUTE_SURFACE_INFO_INPUT * AddrSurfInfoIn,ADDR_COMPUTE_SURFACE_INFO_OUTPUT * AddrSurfInfoOut,ADDR_COMPUTE_DCCINFO_INPUT * AddrDccIn,ADDR_COMPUTE_DCCINFO_OUTPUT * AddrDccOut,ADDR_COMPUTE_HTILE_INFO_INPUT * AddrHtileIn,ADDR_COMPUTE_HTILE_INFO_OUTPUT * AddrHtileOut) argument
782 gfx6_set_micro_tile_mode(struct radeon_surf * surf,const struct radeon_info * info) argument
792 cik_get_macro_tile_index(struct radeon_surf * surf) argument
806 get_display_flag(const struct ac_surf_config * config,const struct radeon_surf * surf) argument
842 gfx6_surface_settings(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,ADDR_COMPUTE_SURFACE_INFO_OUTPUT * csio,struct radeon_surf * surf) argument
891 ac_compute_cmask(const struct radeon_info * info,const struct ac_surf_config * config,struct radeon_surf * surf) argument
958 gfx6_compute_surface(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
1353 gfx9_get_preferred_swizzle_mode(ADDR_HANDLE addrlib,const struct radeon_info * info,struct radeon_surf * surf,ADDR2_COMPUTE_SURFACE_INFO_INPUT * in,bool is_fmask,AddrSwizzleMode * swizzle_mode) argument
1441 is_dcc_supported_by_L2(const struct radeon_info * info,const struct radeon_surf * surf) argument
1510 is_dcc_supported_by_DCN(const struct radeon_info * info,const struct ac_surf_config * config,const struct radeon_surf * surf,bool rb_aligned,bool pipe_aligned) argument
1626 gfx9_compute_miptree(struct ac_addrlib * addrlib,const struct radeon_info * info,const struct ac_surf_config * config,struct radeon_surf * surf,bool compressed,ADDR2_COMPUTE_SURFACE_INFO_INPUT * in) argument
2032 gfx9_compute_surface(struct ac_addrlib * addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
2380 ac_compute_surface(struct ac_addrlib * addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
2445 ac_surface_zero_dcc_fields(struct radeon_surf * surf) argument
2512 ac_surface_set_bo_metadata(const struct radeon_info * info,struct radeon_surf * surf,uint64_t tiling_flags,enum radeon_surf_mode * mode) argument
2552 ac_surface_get_bo_metadata(const struct radeon_info * info,struct radeon_surf * surf,uint64_t * tiling_flags) argument
2605 ac_surface_set_umd_metadata(const struct radeon_info * info,struct radeon_surf * surf,unsigned num_storage_samples,unsigned num_mipmap_levels,unsigned size_metadata,const uint32_t metadata[64]) argument
2696 ac_surface_get_umd_metadata(const struct radeon_info * info,struct radeon_surf * surf,unsigned num_mipmap_levels,uint32_t desc[8],unsigned * size_metadata,uint32_t metadata[64]) argument
2754 ac_surface_get_gfx9_pitch_align(struct radeon_surf * surf) argument
2779 ac_surface_override_offset_stride(const struct radeon_info * info,struct radeon_surf * surf,unsigned num_mipmap_levels,uint64_t offset,unsigned pitch) argument
2843 ac_surface_get_nplanes(const struct radeon_surf * surf) argument
2855 ac_surface_get_plane_offset(enum chip_class chip_class,const struct radeon_surf * surf,unsigned plane,unsigned layer) argument
2880 ac_surface_get_plane_stride(enum chip_class chip_class,const struct radeon_surf * surf,unsigned plane) argument
2901 ac_surface_get_plane_size(const struct radeon_surf * surf,unsigned plane) argument
2917 ac_surface_print_info(FILE * out,const struct radeon_info * info,const struct radeon_surf * surf) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/amd/common/
H A Dac_surface.c291 struct radeon_surf *surf, bool is_stencil,
330 AddrSurfInfoIn->basePitch = surf->u.legacy.stencil_level[0].nblk_x;
332 AddrSurfInfoIn->basePitch = surf->u.legacy.level[0].nblk_x;
336 AddrSurfInfoIn->basePitch *= surf->blk_w;
346 surf_level = is_stencil ? &surf->u.legacy.stencil_level[level] : &surf->u.legacy.level[level];
347 surf_level->offset = align64(surf->surf_size, AddrSurfInfoOut->baseAlign);
367 surf->u.legacy.stencil_tiling_index[level] = AddrSurfInfoOut->tileIndex;
369 surf->u.legacy.tiling_index[level] = AddrSurfInfoOut->tileIndex;
371 surf
289 gfx6_compute_level(ADDR_HANDLE addrlib,const struct ac_surf_config * config,struct radeon_surf * surf,bool is_stencil,unsigned level,bool compressed,ADDR_COMPUTE_SURFACE_INFO_INPUT * AddrSurfInfoIn,ADDR_COMPUTE_SURFACE_INFO_OUTPUT * AddrSurfInfoOut,ADDR_COMPUTE_DCCINFO_INPUT * AddrDccIn,ADDR_COMPUTE_DCCINFO_OUTPUT * AddrDccOut,ADDR_COMPUTE_HTILE_INFO_INPUT * AddrHtileIn,ADDR_COMPUTE_HTILE_INFO_OUTPUT * AddrHtileOut) argument
450 gfx6_set_micro_tile_mode(struct radeon_surf * surf,const struct radeon_info * info) argument
461 cik_get_macro_tile_index(struct radeon_surf * surf) argument
475 get_display_flag(const struct ac_surf_config * config,const struct radeon_surf * surf) argument
506 gfx6_surface_settings(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,ADDR_COMPUTE_SURFACE_INFO_OUTPUT * csio,struct radeon_surf * surf) argument
559 ac_compute_cmask(const struct radeon_info * info,const struct ac_surf_config * config,struct radeon_surf * surf) argument
625 gfx6_compute_surface(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
1081 gfx9_compute_miptree(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,struct radeon_surf * surf,bool compressed,ADDR2_COMPUTE_SURFACE_INFO_INPUT * in) argument
1457 gfx9_compute_surface(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
1722 ac_compute_surface(ADDR_HANDLE addrlib,const struct radeon_info * info,const struct ac_surf_config * config,enum radeon_surf_mode mode,struct radeon_surf * surf) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/gallium/winsys/svga/drm/
H A Dvmw_surface.h72 svga_winsys_surface(struct vmw_svga_winsys_surface *surf) argument
74 assert(!surf || surf->sid != SVGA3D_INVALID_ID);
75 return (struct svga_winsys_surface *)surf;
80 vmw_svga_winsys_surface(struct svga_winsys_surface *surf) argument
82 return (struct vmw_svga_winsys_surface *)surf;
/xsrc/external/mit/MesaLib/dist/src/gallium/winsys/svga/drm/
H A Dvmw_surface.h72 svga_winsys_surface(struct vmw_svga_winsys_surface *surf) argument
74 assert(!surf || surf->sid != SVGA3D_INVALID_ID);
75 return (struct svga_winsys_surface *)surf;
80 vmw_svga_winsys_surface(struct svga_winsys_surface *surf) argument
82 return (struct vmw_svga_winsys_surface *)surf;
/xsrc/external/mit/MesaLib/dist/src/amd/vulkan/winsys/amdgpu/
H A Dradv_amdgpu_surface.c38 radv_amdgpu_surface_sanity(const struct ac_surf_info *surf_info, const struct radeon_surf *surf) argument
40 unsigned type = RADEON_SURF_GET(surf->flags, TYPE);
42 if (!surf->blk_w || !surf->blk_h)
75 struct radeon_surf *surf)
81 r = radv_amdgpu_surface_sanity(surf_info, surf);
85 type = RADEON_SURF_GET(surf->flags, TYPE);
86 mode = RADEON_SURF_GET(surf->flags, MODE);
95 return ac_compute_surface(ws->addrlib, &ws->info, &config, mode, surf);
74 radv_amdgpu_winsys_surface_init(struct radeon_winsys * _ws,const struct ac_surf_info * surf_info,struct radeon_surf * surf) argument
/xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/winsys/amdgpu/
H A Dradv_amdgpu_surface.c40 const struct radeon_surf *surf)
42 unsigned type = RADEON_SURF_GET(surf->flags, TYPE);
44 if (!surf->blk_w || !surf->blk_h)
77 struct radeon_surf *surf)
83 r = radv_amdgpu_surface_sanity(surf_info, surf);
87 type = RADEON_SURF_GET(surf->flags, TYPE);
88 mode = RADEON_SURF_GET(surf->flags, MODE);
96 return ac_compute_surface(ws->addrlib, &ws->info, &config, mode, surf);
39 radv_amdgpu_surface_sanity(const struct ac_surf_info * surf_info,const struct radeon_surf * surf) argument
75 radv_amdgpu_winsys_surface_init(struct radeon_winsys * _ws,const struct ac_surf_info * surf_info,struct radeon_surf * surf) argument
/xsrc/external/mit/MesaLib.old/dist/src/mesa/main/
H A Dvdpau.c83 struct vdp_surface *surf = (struct vdp_surface *)entry->key; local in function:unregister_surface
86 if (surf->state == GL_SURFACE_MAPPED_NV) {
87 GLintptr surfaces[] = { (GLintptr)surf };
92 free(surf);
117 struct vdp_surface *surf; local in function:register_surface
135 surf = CALLOC_STRUCT( vdp_surface );
136 if (surf == NULL) {
141 surf->vdpSurface = vdpSurface;
142 surf->target = target;
143 surf
224 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUIsSurfaceNV
242 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUUnregisterSurfaceNV
277 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUGetSurfaceivNV
309 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUSurfaceAccessNV
349 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUMapSurfacesNV
363 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUMapSurfacesNV
403 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUUnmapSurfacesNV
417 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUUnmapSurfacesNV
[all...]
/xsrc/external/mit/MesaLib/dist/src/mesa/main/
H A Dvdpau.c84 struct vdp_surface *surf = (struct vdp_surface *)entry->key; local in function:unregister_surface
87 if (surf->state == GL_SURFACE_MAPPED_NV) {
88 GLintptr surfaces[] = { (GLintptr)surf };
93 free(surf);
118 struct vdp_surface *surf; local in function:register_surface
136 surf = CALLOC_STRUCT( vdp_surface );
137 if (surf == NULL) {
142 surf->vdpSurface = vdpSurface;
143 surf->target = target;
144 surf
225 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUIsSurfaceNV
243 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUUnregisterSurfaceNV
278 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUGetSurfaceivNV
310 struct vdp_surface *surf = (struct vdp_surface *)surface; local in function:_mesa_VDPAUSurfaceAccessNV
350 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUMapSurfacesNV
364 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUMapSurfacesNV
404 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUUnmapSurfacesNV
418 struct vdp_surface *surf = (struct vdp_surface *)surfaces[i]; local in function:_mesa_VDPAUUnmapSurfacesNV
[all...]
/xsrc/external/mit/MesaLib/dist/src/intel/blorp/
H A Dblorp.c82 const struct blorp_surf *surf,
88 assert(level < surf->surf->levels);
89 assert(layer < MAX2(surf->surf->logical_level0_px.depth >> level,
90 surf->surf->logical_level0_px.array_len));
95 format = surf->surf->format;
97 info->surf
80 brw_blorp_surface_info_init(struct blorp_batch * batch,struct brw_blorp_surface_info * info,const struct blorp_surf * surf,unsigned int level,float layer,enum isl_format format,bool is_dest) argument
406 blorp_hiz_op(struct blorp_batch * batch,struct blorp_surf * surf,uint32_t level,uint32_t start_layer,uint32_t num_layers,enum isl_aux_op op) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/intel/blorp/
H A Dblorp.c65 const struct blorp_surf *surf,
69 assert(level < surf->surf->levels);
70 assert(layer < MAX2(surf->surf->logical_level0_px.depth >> level,
71 surf->surf->logical_level0_px.array_len));
76 format = surf->surf->format;
78 info->surf
63 brw_blorp_surface_info_init(struct blorp_context * blorp,struct brw_blorp_surface_info * info,const struct blorp_surf * surf,unsigned int level,unsigned int layer,enum isl_format format,bool is_render_target) argument
307 blorp_hiz_op(struct blorp_batch * batch,struct blorp_surf * surf,uint32_t level,uint32_t start_layer,uint32_t num_layers,enum isl_aux_op op) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/egl/drivers/dri2/
H A Degl_dri2_fallbacks.h61 _EGLSurface *surf,
65 dri2_dpy->vtbl->set_damage_region(drv, disp, surf, rects, n_rects);
66 return dri2_dpy->vtbl->swap_buffers(drv, disp, surf);
71 _EGLSurface *surf,
87 _EGLSurface *surf,
95 _EGLSurface *surf,
103 _EGLSurface *surf)
117 dri2_fallback_get_sync_values(_EGLDisplay *disp, _EGLSurface *surf, argument
60 dri2_fallback_swap_buffers_with_damage(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,const EGLint * rects,EGLint n_rects) argument
70 dri2_fallback_swap_buffers_region(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,EGLint numRects,const EGLint * rects) argument
86 dri2_fallback_copy_buffers(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,void * native_pixmap_target) argument
94 dri2_fallback_set_damage_region(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf,const EGLint * rects,EGLint n_rects) argument
102 dri2_fallback_query_buffer_age(_EGLDriver * drv,_EGLDisplay * disp,_EGLSurface * surf) argument
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/
H A Dcrocus_blt.c51 const struct isl_format_layout *fmtl = isl_format_get_layout(dst->surf.format);
53 uint32_t pitch = dst->surf.row_pitch_B;
55 if (dst->surf.tiling != ISL_TILING_LINEAR)
72 isl_tiling_get_intratile_offset_el(dst->surf.tiling, dst->surf.dim,
73 dst->surf.msaa_layout,
74 cpp * 8, dst->surf.samples,
75 dst->surf.row_pitch_B,
76 dst->surf.array_pitch_el_rows,
84 xyblt.TilingEnable = dst->surf
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/v3d/
H A Dv3dx_rcl.c58 struct v3d_surface *surf = v3d_surface(psurf); local in function:load_general
59 bool separate_stencil = surf->separate_stencil && buffer == STENCIL;
61 psurf = surf->separate_stencil;
62 surf = v3d_surface(psurf);
69 load.address = cl_address(rsc->bo, surf->offset);
72 load.memory_format = surf->tiling;
76 load.input_image_format = surf->format;
77 load.r_b_swap = surf->swap_rb;
79 if (surf->tiling == VC5_TILING_UIF_NO_XOR ||
80 surf
115 struct v3d_surface *surf = v3d_surface(psurf); local in function:store_general
459 struct v3d_surface *surf = v3d_surface(job->cbufs[cbuf]); local in function:v3d_setup_render_target
468 v3d_emit_z_stencil_config(struct v3d_job * job,struct v3d_surface * surf,struct v3d_resource * rsc,bool is_separate_stencil) argument
562 struct v3d_surface *surf = v3d_surface(psurf); local in function:v3dX
654 struct v3d_surface *surf = v3d_surface(psurf); local in function:v3dX
[all...]
/xsrc/external/mit/MesaLib/dist/src/intel/isl/
H A Disl.c1740 struct isl_surf *surf,
1911 *surf = (struct isl_surf) {
1938 isl_surf_get_tile_info(const struct isl_surf *surf, argument
1941 const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
1942 isl_tiling_get_info(surf->tiling, surf->dim, surf->msaa_layout, fmtl->bpb,
1943 surf->samples, tile_info);
1948 const struct isl_surf *surf,
1953 if (!isl_surf_usage_is_depth(surf
1739 isl_surf_init_s(const struct isl_device * dev,struct isl_surf * surf,const struct isl_surf_init_info * restrict info) argument
1947 isl_surf_get_hiz_surf(const struct isl_device * dev,const struct isl_surf * surf,struct isl_surf * hiz_surf) argument
2056 isl_surf_get_mcs_surf(const struct isl_device * dev,const struct isl_surf * surf,struct isl_surf * mcs_surf) argument
2121 isl_surf_supports_ccs(const struct isl_device * dev,const struct isl_surf * surf,const struct isl_surf * hiz_or_mcs_surf) argument
2289 isl_surf_get_ccs_surf(const struct isl_device * dev,const struct isl_surf * surf,const struct isl_surf * hiz_or_mcs_surf,struct isl_surf * ccs_surf,uint32_t row_pitch_B) argument
2491 get_image_offset_sa_gfx4_2d(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2533 get_image_offset_sa_gfx4_3d(const struct isl_surf * surf,uint32_t level,uint32_t logical_z_offset_px,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2586 get_image_offset_sa_gfx6_stencil_hiz(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2649 get_image_offset_sa_gfx9_1d(const struct isl_surf * surf,uint32_t level,uint32_t layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2686 isl_surf_get_image_offset_sa(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint32_t * x_offset_sa,uint32_t * y_offset_sa,uint32_t * z_offset_sa,uint32_t * array_offset) argument
2735 isl_surf_get_image_offset_el(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint32_t * x_offset_el,uint32_t * y_offset_el,uint32_t * z_offset_el,uint32_t * array_offset) argument
2766 isl_surf_get_image_offset_B_tile_sa(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint64_t * offset_B,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2798 isl_surf_get_image_offset_B_tile_el(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint64_t * offset_B,uint32_t * x_offset_el,uint32_t * y_offset_el) argument
2837 isl_surf_get_image_range_B_tile(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint64_t * start_tile_B,uint64_t * end_tile_B) argument
2908 isl_surf_get_image_surf(const struct isl_device * dev,const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,struct isl_surf * image_surf,uint64_t * offset_B,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2949 isl_surf_get_uncompressed_surf(const struct isl_device * dev,const struct isl_surf * surf,const struct isl_view * view,struct isl_surf * ucompr_surf,struct isl_view * ucompr_view,uint64_t * offset_B,uint32_t * x_offset_el,uint32_t * y_offset_el) argument
3155 isl_surf_get_depth_format(const struct isl_device * dev,const struct isl_surf * surf) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/intel/isl/
H A Disl.c1439 struct isl_surf *surf,
1561 *surf = (struct isl_surf) {
1588 isl_surf_get_tile_info(const struct isl_surf *surf, argument
1591 const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
1592 isl_tiling_get_info(surf->tiling, fmtl->bpb, tile_info);
1597 const struct isl_surf *surf,
1603 assert(surf->msaa_layout == ISL_MSAA_LAYOUT_NONE ||
1604 surf->msaa_layout == ISL_MSAA_LAYOUT_INTERLEAVED);
1661 const unsigned samples = ISL_DEV_GEN(dev) >= 9 ? 1 : surf->samples;
1664 .dim = surf
1438 isl_surf_init_s(const struct isl_device * dev,struct isl_surf * surf,const struct isl_surf_init_info * restrict info) argument
1596 isl_surf_get_hiz_surf(const struct isl_device * dev,const struct isl_surf * surf,struct isl_surf * hiz_surf) argument
1677 isl_surf_get_mcs_surf(const struct isl_device * dev,const struct isl_surf * surf,struct isl_surf * mcs_surf) argument
1725 isl_surf_get_ccs_surf(const struct isl_device * dev,const struct isl_surf * surf,struct isl_surf * ccs_surf,uint32_t row_pitch_B) argument
1932 get_image_offset_sa_gen4_2d(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
1974 get_image_offset_sa_gen4_3d(const struct isl_surf * surf,uint32_t level,uint32_t logical_z_offset_px,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2027 get_image_offset_sa_gen6_stencil_hiz(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2090 get_image_offset_sa_gen9_1d(const struct isl_surf * surf,uint32_t level,uint32_t layer,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2127 isl_surf_get_image_offset_sa(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2166 isl_surf_get_image_offset_el(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint32_t * x_offset_el,uint32_t * y_offset_el) argument
2192 isl_surf_get_image_offset_B_tile_sa(const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,uint32_t * offset_B,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2231 isl_surf_get_image_surf(const struct isl_device * dev,const struct isl_surf * surf,uint32_t level,uint32_t logical_array_layer,uint32_t logical_z_offset_px,struct isl_surf * image_surf,uint32_t * offset_B,uint32_t * x_offset_sa,uint32_t * y_offset_sa) argument
2321 isl_surf_get_depth_format(const struct isl_device * dev,const struct isl_surf * surf) argument
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/gallium/state_trackers/vdpau/
H A Dpresentation.c209 vlVdpOutputSurface *surf; local in function:vlVdpPresentationQueueDisplay
224 surf = vlGetDataHTAB(surface);
225 if (!surf)
234 if (vscreen->set_back_texture_from_output && surf->send_to_X)
235 vscreen->set_back_texture_from_output(vscreen, surf->surface->texture, clip_width, clip_height);
242 if (!vscreen->set_back_texture_from_output || !surf->send_to_X) {
260 vl_compositor_set_rgba_layer(cstate, compositor, 0, surf->sampler_view, &src_rect, NULL, NULL);
269 pipe->screen->fence_reference(pipe->screen, &surf->fence, NULL);
270 pipe->flush(pipe, &surf->fence, 0);
274 pq->last_surf = surf;
310 vlVdpOutputSurface *surf; local in function:vlVdpPresentationQueueBlockUntilSurfaceIdle
345 vlVdpOutputSurface *surf; local in function:vlVdpPresentationQueueQuerySurfaceStatus
[all...]

Completed in 28 milliseconds

1234567891011>>