Searched refs:ST1_ENABLE (Results 1 - 25 of 30) sorted by relevance

12

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di830_state.c480 i830->state.Stipple[I830_STPREG_ST1] &= ~ST1_ENABLE;
522 i830->state.Stipple[I830_STPREG_ST1] |= ST1_ENABLE;
896 i830->state.Stipple[I830_STPREG_ST1] &= ~ST1_ENABLE;
898 i830->state.Stipple[I830_STPREG_ST1] |= ST1_ENABLE;
H A Di915_state.c446 i915->state.Stipple[I915_STPREG_ST1] &= ~ST1_ENABLE;
488 i915->state.Stipple[I915_STPREG_ST1] |= ST1_ENABLE;
892 i915->state.Stipple[I915_STPREG_ST1] |= ST1_ENABLE;
894 i915->state.Stipple[I915_STPREG_ST1] &= ~ST1_ENABLE;
H A Di830_reg.h516 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h723 #define ST1_ENABLE (1<<16) macro
H A Di830_vtbl.c211 st1 &= ~ST1_ENABLE;
216 st1 |= ST1_ENABLE;
H A Di915_vtbl.c73 st1 &= ~ST1_ENABLE;
79 st1 |= ST1_ENABLE;
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di830_state.c480 i830->state.Stipple[I830_STPREG_ST1] &= ~ST1_ENABLE;
522 i830->state.Stipple[I830_STPREG_ST1] |= ST1_ENABLE;
896 i830->state.Stipple[I830_STPREG_ST1] &= ~ST1_ENABLE;
898 i830->state.Stipple[I830_STPREG_ST1] |= ST1_ENABLE;
H A Di915_state.c446 i915->state.Stipple[I915_STPREG_ST1] &= ~ST1_ENABLE;
488 i915->state.Stipple[I915_STPREG_ST1] |= ST1_ENABLE;
892 i915->state.Stipple[I915_STPREG_ST1] |= ST1_ENABLE;
894 i915->state.Stipple[I915_STPREG_ST1] &= ~ST1_ENABLE;
H A Di830_reg.h516 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h723 #define ST1_ENABLE (1<<16) macro
H A Di830_vtbl.c211 st1 &= ~ST1_ENABLE;
216 st1 |= ST1_ENABLE;
H A Di915_vtbl.c72 st1 &= ~ST1_ENABLE;
78 st1 |= ST1_ENABLE;
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen2_render.h558 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di830_reg.h636 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h838 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di830_reg.h630 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h838 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen2_render.h558 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di830_reg.h630 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h838 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di830_reg.h630 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h838 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di830_reg.h570 #define ST1_ENABLE (1<<16) macro
H A Di915_reg.h865 #define ST1_ENABLE (1<<16) macro
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_reg.h853 #define ST1_ENABLE (1<<16) macro

Completed in 54 milliseconds

12