Searched refs:ENABLE_STENCIL_WRITE_MASK (Results 1 - 25 of 32) sorted by relevance

12

/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.c87 ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff) |
H A Di830_3d.c167 ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff));
H A Di830_reg.h520 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h456 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.c87 ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff) |
H A Di830_3d.c167 ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff));
H A Di830_reg.h514 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h456 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di915_3d.c88 ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff) |
H A Di830_3d.c178 ENABLE_STENCIL_WRITE_MASK |
H A Di830_reg.h452 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di830_reg.h399 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h344 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di830_state.c86 i830->state.Ctx[I830_CTXREG_STATE4] |= (ENABLE_STENCIL_WRITE_MASK |
1020 ENABLE_STENCIL_WRITE_MASK |
H A Di915_state.c111 ENABLE_STENCIL_WRITE_MASK |
948 ENABLE_STENCIL_WRITE_MASK |
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di830_reg.h399 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h344 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di830_state.c86 i830->state.Ctx[I830_CTXREG_STATE4] |= (ENABLE_STENCIL_WRITE_MASK |
1020 ENABLE_STENCIL_WRITE_MASK |
H A Di915_state.c111 ENABLE_STENCIL_WRITE_MASK |
948 ENABLE_STENCIL_WRITE_MASK |
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen2_render.h443 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di830_reg.h514 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h456 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen2_render.h443 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di830_reg.h514 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro
H A Di915_reg.h456 #define ENABLE_STENCIL_WRITE_MASK (1<<16) macro

Completed in 83 milliseconds

12