Searched refs:_3DSTATE_MODES_4_CMD (Results 1 - 25 of 34) sorted by relevance

12

/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.c85 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_3d.c162 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_reg.h496 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h447 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.c85 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_3d.c162 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_reg.h490 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h447 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Di915_3d.c86 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_3d.c173 OUT_BATCH(_3DSTATE_MODES_4_CMD |
H A Di830_reg.h428 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h465 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di830_reg.h375 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h336 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di830_reg.h375 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h336 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_state.c140 cso_data->modes4 |= (_3DSTATE_MODES_4_CMD |
471 cso->stencil_modes4 |= (_3DSTATE_MODES_4_CMD |
H A Di915_reg.h457 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/
H A Di915_state.c182 (_3DSTATE_MODES_4_CMD | ENABLE_LOGIC_OP_FUNC |
395 return (_3DSTATE_MODES_4_CMD | ENABLE_STENCIL_TEST_MASK |
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen2_render.h419 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Di830_reg.h490 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h447 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen2_render.h419 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Di830_reg.h490 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x16<<24)) macro
H A Di915_reg.h447 #define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24)) macro

Completed in 52 milliseconds

12